{"id":"https://openalex.org/W2943462297","doi":"https://doi.org/10.1109/lca.2019.2909867","title":"Dark Wires and the Opportunities for Reconfigurable Logic","display_name":"Dark Wires and the Opportunities for Reconfigurable Logic","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2943462297","doi":"https://doi.org/10.1109/lca.2019.2909867","mag":"2943462297"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2019.2909867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2019.2909867","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003764368","display_name":"Tian Tan","orcid":"https://orcid.org/0000-0001-5799-8199"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tian Tan","raw_affiliation_strings":["Electrical and Computer Engineering, University of Texas at Austin, Austin, USA"],"raw_orcid":"https://orcid.org/0000-0001-5799-8199","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Texas at Austin, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084078152","display_name":"Eriko Nurvitadhi","orcid":"https://orcid.org/0000-0002-2347-9590"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eriko Nurvitadhi","raw_affiliation_strings":["Intel Corp, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030464643","display_name":"Derek Chiou","orcid":"https://orcid.org/0009-0008-6762-4527"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Derek Chiou","raw_affiliation_strings":["University of Texas at Austin and Microsoft, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin and Microsoft, Austin, USA","institution_ids":["https://openalex.org/I1290206253","https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1559,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57191474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"18","issue":"1","first_page":"67","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6759722828865051},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6264349222183228},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6152228713035583},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6090953350067139},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5716260075569153},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4891200661659241},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4812157452106476},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.48040464520454407},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4776131808757782},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4469953775405884},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.335781455039978},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33223193883895874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.325904905796051},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12623250484466553},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11004450917243958},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10105520486831665}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6759722828865051},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6264349222183228},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6152228713035583},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6090953350067139},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5716260075569153},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4891200661659241},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4812157452106476},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.48040464520454407},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4776131808757782},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4469953775405884},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.335781455039978},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33223193883895874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.325904905796051},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12623250484466553},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11004450917243958},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10105520486831665},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2019.2909867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2019.2909867","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1002902646","https://openalex.org/W1977850862","https://openalex.org/W2006312753","https://openalex.org/W2012114780","https://openalex.org/W2016889342","https://openalex.org/W2082640993","https://openalex.org/W2114522727","https://openalex.org/W2116650992","https://openalex.org/W2128317332","https://openalex.org/W2133156997","https://openalex.org/W2149234156","https://openalex.org/W2162136091","https://openalex.org/W2162385899","https://openalex.org/W3140261852","https://openalex.org/W4233850144","https://openalex.org/W4239871447","https://openalex.org/W4255812374"],"related_works":["https://openalex.org/W3010492628","https://openalex.org/W2134422574","https://openalex.org/W3009083538","https://openalex.org/W2096844293","https://openalex.org/W2376218453","https://openalex.org/W2356927082","https://openalex.org/W2289721590","https://openalex.org/W1808933589","https://openalex.org/W2067951144","https://openalex.org/W2570254841"],"abstract_inverted_index":{"Power":[0],"has":[1,11],"become":[2],"a":[3],"fundamental":[4],"limit":[5],"to":[6,17,43,53,56,58,69,112,115,131],"silicon":[7],"performance.":[8],"Most":[9],"research":[10],"focused":[12],"on":[13],"reducing":[14],"transistor":[15,33],"switching":[16],"constrain":[18],"power":[19,129],"(dark":[20,74],"silicon.)":[21],"Specialized":[22],"accelerators":[23,49,125,134],"have":[24],"been":[25],"proposed":[26],"since":[27],"they":[28],"implement":[29],"functionality":[30],"with":[31],"fewer":[32],"switches":[34],"than":[35],"general":[36],"purpose":[37],"cores.":[38],"Increasing":[39],"efficiency":[40],"requirements":[41],"lead":[42],"more":[44,48],"specialization":[45,85],"and,":[46],"therefore,":[47],"that":[50,94,105],"potentially":[51],"leads":[52],"longer":[54],"distances":[55],"get":[57],"all":[59],"the":[60,79,87],"accelerators.":[61],"Communication,":[62],"however,":[63],"consumes":[64,126],"energy,":[65],"and":[66,83],"therefore":[67],"needs":[68],"be":[70,113],"minimized":[71],"as":[72],"well":[73],"wires.)":[75],"This":[76],"paper":[77],"examines":[78],"balance":[80],"between":[81],"compute":[82],"communication":[84,117,136],"in":[86],"context":[88],"of":[89],"hard":[90,133],"logic":[91,102],"(e.g.,":[92,103],"ASIC)":[93],"is":[95,106],"highly":[96],"efficient":[97,108],"but":[98,109],"static":[99],"versus":[100],"soft":[101,124],"FPGA)":[104],"less":[107],"allows":[110],"computation":[111],"moved":[114],"reduce":[116],"distances.":[118],"Our":[119],"experimental":[120],"results":[121],"show":[122],"using":[123,132],"0.6\u00d7-2.1\u00d7":[127],"total":[128],"compared":[130],"when":[135],"costs":[137],"are":[138],"taken":[139],"into":[140],"account.":[141]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}