{"id":"https://openalex.org/W2913174568","doi":"https://doi.org/10.1109/lca.2019.2899306","title":"RTSim: A Cycle-Accurate Simulator for Racetrack Memories","display_name":"RTSim: A Cycle-Accurate Simulator for Racetrack Memories","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2913174568","doi":"https://doi.org/10.1109/lca.2019.2899306","mag":"2913174568"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2019.2899306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2019.2899306","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090070224","display_name":"Asif Ali Khan","orcid":"https://orcid.org/0000-0002-5130-9855"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Asif Ali Khan","raw_affiliation_strings":["Chair for Compiler Construction TU Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Compiler Construction TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070038996","display_name":"Fazal Hameed","orcid":"https://orcid.org/0000-0002-2763-8755"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fazal Hameed","raw_affiliation_strings":["Chair for Compiler Construction TU Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Compiler Construction TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086536752","display_name":"Robin Bl\u00e4sing","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089806","display_name":"Max Planck Institute of Microstructure Physics","ror":"https://ror.org/0095xwr23","country_code":"DE","type":"facility","lineage":["https://openalex.org/I149899117","https://openalex.org/I4210089806"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robin Blasing","raw_affiliation_strings":["Max Planck Institute of Microstructure Physics at Halle, Halle, Germany"],"affiliations":[{"raw_affiliation_string":"Max Planck Institute of Microstructure Physics at Halle, Halle, Germany","institution_ids":["https://openalex.org/I4210089806"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035053678","display_name":"S. Parkin","orcid":"https://orcid.org/0000-0003-4702-6139"},"institutions":[{"id":"https://openalex.org/I4210089806","display_name":"Max Planck Institute of Microstructure Physics","ror":"https://ror.org/0095xwr23","country_code":"DE","type":"facility","lineage":["https://openalex.org/I149899117","https://openalex.org/I4210089806"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stuart Parkin","raw_affiliation_strings":["Max Planck Institute of Microstructure Physics at Halle, Halle, Germany"],"affiliations":[{"raw_affiliation_string":"Max Planck Institute of Microstructure Physics at Halle, Halle, Germany","institution_ids":["https://openalex.org/I4210089806"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030115692","display_name":"Jer\u00f3nimo Castrill\u00f3n","orcid":"https://orcid.org/0000-0002-5007-445X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jeronimo Castrillon","raw_affiliation_strings":["Chair for Compiler Construction TU Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Compiler Construction TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5090070224"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":5.9076,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.968523,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"18","issue":"1","first_page":"43","last_page":"46"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7877699136734009},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5677655339241028},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5131404995918274},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4742293059825897},{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.4520518481731415},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4419284164905548},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41263580322265625},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.39002537727355957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38533446192741394},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3654903173446655},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26830005645751953},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20422285795211792},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.12699827551841736},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.10863152146339417}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7877699136734009},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5677655339241028},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5131404995918274},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4742293059825897},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.4520518481731415},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4419284164905548},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41263580322265625},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.39002537727355957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38533446192741394},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3654903173446655},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26830005645751953},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20422285795211792},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.12699827551841736},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.10863152146339417},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2019.2899306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2019.2899306","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1191365092","https://openalex.org/W1981443800","https://openalex.org/W2005242923","https://openalex.org/W2010202670","https://openalex.org/W2017836239","https://openalex.org/W2034861439","https://openalex.org/W2036853599","https://openalex.org/W2041420601","https://openalex.org/W2055803638","https://openalex.org/W2079103493","https://openalex.org/W2104225326","https://openalex.org/W2143823686","https://openalex.org/W2147657366","https://openalex.org/W2162639668","https://openalex.org/W2204664557","https://openalex.org/W2753463544","https://openalex.org/W2792930824","https://openalex.org/W2798947754","https://openalex.org/W2798975035","https://openalex.org/W3211915047","https://openalex.org/W4239942277","https://openalex.org/W6655050512"],"related_works":["https://openalex.org/W3117832053","https://openalex.org/W4293211633","https://openalex.org/W2799365267","https://openalex.org/W2133121403","https://openalex.org/W4389476357","https://openalex.org/W2916808240","https://openalex.org/W2090132317","https://openalex.org/W2116516372","https://openalex.org/W1500809736","https://openalex.org/W1971683480"],"abstract_inverted_index":{"Racetrack":[0],"memories":[1],"(RTMs)":[2],"have":[3,51],"drawn":[4],"considerable":[5],"attention":[6],"from":[7],"computer":[8,112],"architects":[9],"of":[10,82,126,140],"late.":[11],"Owing":[12],"to":[13,21,27,34,50,101],"the":[14,29,44,83,124,131],"ultra-high":[15],"capacity":[16],"and":[17,38,60,111,123],"comparable":[18],"access":[19,120],"latency":[20],"SRAM,":[22],"RTMs":[23,89],"are":[24,98],"promising":[25],"candidates":[26],"revolutionize":[28],"memory":[30,45,76,127],"subsystem.":[31],"In":[32],"order":[33],"evaluate":[35],"their":[36,58],"performance":[37,80],"suitability":[39],"at":[40],"various":[41],"levels":[42],"in":[43,107],"hierarchy,":[46],"it":[47],"is":[48,105,136],"crucial":[49],"RTM-specific":[52,117],"simulation":[53],"tools":[54],"that":[55,78],"accurately":[56,115],"model":[57],"behavior":[59],"enable":[61],"exhaustive":[62],"design":[63,144],"space":[64,145],"exploration.":[65,147],"To":[66],"this":[67],"end,":[68],"we":[69],"propose":[70],"RTSim,":[71],"an":[72],"open":[73],"source":[74],"cycle-accurate":[75],"simulator":[77],"enables":[79],"evaluation":[81],"domain-wall-based":[84,102],"racetrack":[85],"memories.":[86],"The":[87],"skyrmions-based":[88],"can":[90],"also":[91],"be":[92],"modeled":[93],"with":[94,109],"RTSim":[95,104,135],"because":[96],"they":[97],"architecturally":[99],"similar":[100],"RTMs.":[103],"developed":[106],"collaboration":[108],"physicists":[110],"scientists.":[113],"It":[114],"models":[116],"shift":[118],"operations,":[119],"ports":[121],"management":[122],"sequence":[125],"commands":[128],"beside":[129],"handling":[130],"routine":[132],"read/write":[133],"operations.":[134],"built":[137],"on":[138],"top":[139],"NVMain2.0,":[141],"offering":[142],"larger":[143],"for":[146]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":6}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}