{"id":"https://openalex.org/W2795130521","doi":"https://doi.org/10.1109/lca.2018.2819979","title":"Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM","display_name":"Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM","publication_year":2018,"publication_date":"2018-03-27","ids":{"openalex":"https://openalex.org/W2795130521","doi":"https://doi.org/10.1109/lca.2018.2819979","mag":"2795130521"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2018.2819979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2018.2819979","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032587556","display_name":"Engin \u0130pek","orcid":"https://orcid.org/0000-0003-2809-5809"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Engin Ipek","raw_affiliation_strings":["Department of Computer Science and Department of Electrical & Computer Engineering, CSB Room 422, University of Rochester, Rochester, NY"],"raw_orcid":"https://orcid.org/0000-0003-2809-5809","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Department of Electrical & Computer Engineering, CSB Room 422, University of Rochester, Rochester, NY","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090047302","display_name":"F. Longnos","orcid":null},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Florian Longnos","raw_affiliation_strings":["Huawei Technologies Co. Ltd., Shenzhen, Guangdong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Technologies Co. Ltd., Shenzhen, Guangdong, China","institution_ids":["https://openalex.org/I2250955327"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034442678","display_name":"Shihai Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shihai Xiao","raw_affiliation_strings":["Huawei Technologies Co. Ltd., Shenzhen, Guangdong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Technologies Co. Ltd., Shenzhen, Guangdong, China","institution_ids":["https://openalex.org/I2250955327"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057246165","display_name":"Wei Yang","orcid":"https://orcid.org/0000-0003-0332-2649"},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Yang","raw_affiliation_strings":["Huawei Technologies Co. Ltd., Shenzhen, Guangdong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Technologies Co. Ltd., Shenzhen, Guangdong, China","institution_ids":["https://openalex.org/I2250955327"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1263,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44355528,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"17","issue":"2","first_page":"139","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8987487554550171},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7908426523208618},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7196851968765259},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.6053498387336731},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5876267552375793},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5417024493217468},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5273528695106506},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5136303305625916},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4797419309616089},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4644816815853119},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.43813830614089966},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41296982765197754},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36549317836761475},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3296966552734375},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.32601743936538696},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.3101758658885956},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2815699577331543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21172049641609192},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.16966301202774048},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11050111055374146}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8987487554550171},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7908426523208618},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7196851968765259},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.6053498387336731},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5876267552375793},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5417024493217468},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5273528695106506},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5136303305625916},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4797419309616089},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4644816815853119},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.43813830614089966},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41296982765197754},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36549317836761475},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3296966552734375},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.32601743936538696},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.3101758658885956},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2815699577331543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21172049641609192},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.16966301202774048},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11050111055374146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2018.2819979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2018.2819979","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1457086488","https://openalex.org/W1976740300","https://openalex.org/W1977072728","https://openalex.org/W1983826793","https://openalex.org/W2001641336","https://openalex.org/W2010202670","https://openalex.org/W2056858041","https://openalex.org/W2144351373","https://openalex.org/W2147926533","https://openalex.org/W2150261618","https://openalex.org/W2155551886","https://openalex.org/W2345759927","https://openalex.org/W2466924246","https://openalex.org/W2485260130","https://openalex.org/W2584875058","https://openalex.org/W2999811406","https://openalex.org/W3152241699","https://openalex.org/W4250969878","https://openalex.org/W6628267723","https://openalex.org/W6681143753"],"related_works":["https://openalex.org/W4235980920","https://openalex.org/W4232117715","https://openalex.org/W2047425695","https://openalex.org/W871606772","https://openalex.org/W1998340208","https://openalex.org/W1030357071","https://openalex.org/W2022937429","https://openalex.org/W2441908667","https://openalex.org/W2903040985","https://openalex.org/W2148274083"],"abstract_inverted_index":{"Emerging":[0],"non-volatile":[1],"memories":[2],"(NVMs)":[3],"have":[4],"drawn":[5],"significant":[6,82],"attention":[7],"as":[8],"potential":[9],"DRAM":[10,196],"replacements.":[11],"STT-MRAM":[12,33,92,113,134,163],"is":[13,47,61,144],"one":[14],"of":[15,43,56,107,122,127,133,154,191,194],"the":[16,41,44,51,54,57,64,74,104,123,128,147,169,192],"most":[17],"promising":[18],"NVMs":[19],"due":[20],"to":[21,49,63,145,161],"its":[22,36],"relatively":[23],"low":[24],"write":[25,79,109],"energy,":[26],"high":[27,30],"speed,":[28],"and":[29,186],"endurance.":[31],"However,":[32],"suffers":[34],"from":[35,90,172],"own":[37],"scaling":[38],"problems.":[39],"As":[40],"size":[42],"access":[45],"transistor":[46],"decreased":[48],"reduce":[50],"cell":[52],"area,":[53],"magnitude":[55],"switching":[58,70,75],"current":[59,71],"that":[60,102,125,151],"supplied":[62],"storage":[65],"element":[66],"decreases.":[67],"The":[68,141],"reduced":[69],"significantly":[72],"lengthens":[73],"time,":[76],"which":[77],"makes":[78],"throughput":[80,110],"a":[81,86,99,131,139,195],"performance":[83,105,182,193],"bottleneck":[84],"for":[85],"memory":[87,148],"system":[88,149,181],"constructed":[89],"dense":[91],"cells.":[93],"We":[94],"introduce":[95],"bit-level":[96],"load":[97,118,177],"balancing,":[98],"new":[100],"technique":[101],"mitigates":[103],"overhead":[106],"limited":[108],"in":[111,167],"high-density,":[112],"based":[114,197],"main":[115],"memories.":[116],"Bit-level":[117],"balancing":[119,178],"takes":[120],"advantage":[121],"observation":[124],"many":[126],"bits":[129],"within":[130,188],"row":[132],"remain":[135],"unchanged":[136],"when":[137],"performing":[138],"write.":[140],"key":[142],"idea":[143],"architect":[146],"such":[150],"different":[152,155],"columns":[153],"rows":[156],"can":[157],"be":[158],"simultaneously":[159],"written":[160],"an":[162],"subarray.":[164],"By":[165],"interleaving":[166],"time":[168],"bit":[170,175],"updates":[171],"multiple":[173],"writes,":[174],"level":[176],"improves":[179],"average":[180],"by":[183],"19":[184],"percent,":[185],"comes":[187],"6":[189],"percent":[190],"system.":[198]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}