{"id":"https://openalex.org/W2555551809","doi":"https://doi.org/10.1109/lca.2016.2627571","title":"Worklist-Directed Prefetching","display_name":"Worklist-Directed Prefetching","publication_year":2016,"publication_date":"2016-11-10","ids":{"openalex":"https://openalex.org/W2555551809","doi":"https://doi.org/10.1109/lca.2016.2627571","mag":"2555551809"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2016.2627571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2016.2627571","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082010971","display_name":"Dan Zhang","orcid":"https://orcid.org/0000-0001-5112-1839"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dan Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, TX"],"raw_orcid":"https://orcid.org/0000-0001-5112-1839","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101599422","display_name":"Xiaoyu Ma","orcid":"https://orcid.org/0000-0003-4205-7657"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoyu Ma","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030464643","display_name":"Derek Chiou","orcid":"https://orcid.org/0009-0008-6762-4527"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Derek Chiou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.128822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"16","issue":"2","first_page":"170","last_page":"173"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.9792394638061523},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9176359176635742},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7482647895812988},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5770285129547119},{"id":"https://openalex.org/keywords/thrashing","display_name":"Thrashing","score":0.5413169860839844},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5243242979049683},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5089714527130127},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4425917863845825},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4381354749202728},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.43137693405151367},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3277101516723633},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.18873631954193115}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.9792394638061523},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9176359176635742},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7482647895812988},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5770285129547119},{"id":"https://openalex.org/C28362024","wikidata":"https://www.wikidata.org/wiki/Q2067413","display_name":"Thrashing","level":2,"score":0.5413169860839844},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5243242979049683},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5089714527130127},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4425917863845825},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4381354749202728},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.43137693405151367},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3277101516723633},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.18873631954193115},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2016.2627571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2016.2627571","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W198451133","https://openalex.org/W1438340602","https://openalex.org/W1975638108","https://openalex.org/W1981943579","https://openalex.org/W2014138754","https://openalex.org/W2034102265","https://openalex.org/W2051407019","https://openalex.org/W2057112598","https://openalex.org/W2098903349","https://openalex.org/W2107194324","https://openalex.org/W2113235308","https://openalex.org/W2116603646","https://openalex.org/W2123608497","https://openalex.org/W2170616854","https://openalex.org/W2170794761","https://openalex.org/W2206306395","https://openalex.org/W2234355962","https://openalex.org/W2235134718","https://openalex.org/W2237666531","https://openalex.org/W2416944327","https://openalex.org/W2537450429","https://openalex.org/W4232836277","https://openalex.org/W4251583030","https://openalex.org/W4285719527","https://openalex.org/W6608060382","https://openalex.org/W6628498132"],"related_works":["https://openalex.org/W2167639078","https://openalex.org/W2379283503","https://openalex.org/W2141676084","https://openalex.org/W2946385497","https://openalex.org/W4252128743","https://openalex.org/W189793727","https://openalex.org/W1530597339","https://openalex.org/W2462146500","https://openalex.org/W2336226224","https://openalex.org/W1557286738"],"abstract_inverted_index":{"Researchers":[0],"have":[1],"demonstrated":[2],"the":[3,32,43,46,103],"benefits":[4],"of":[5,22,35,50,111],"hardware":[6,90],"worklist":[7,91],"accelerators,":[8],"which":[9],"offload":[10],"scheduling":[11],"and":[12,72,97,113],"load":[13],"balancing":[14],"operations":[15],"in":[16,107],"parallel":[17],"graph":[18,36,95],"applications.":[19],"However,":[20],"many":[21],"these":[23],"applications":[24],"are":[25],"still":[26],"heavily":[27],"memory":[28],"latency-bound":[29],"due":[30],"to":[31,54,68,115],"irregular":[33],"nature":[34],"data":[37],"structure":[38],"access":[39],"patterns.":[40],"We":[41],"utilize":[42],"fact":[44],"that":[45],"accelerator":[47,92],"has":[48],"knowledge":[49],"upcoming":[51],"work":[52],"items":[53],"accurately":[55],"issue":[56],"prefetch":[57,70],"requests,":[58],"a":[59,85,89],"technique":[60],"we":[61],"call":[62],"worklist-directed":[63,100],"prefetching.":[64],"A":[65],"credit-based":[66],"system":[67],"improve":[69],"timeliness":[71],"prevent":[73],"cache":[74,105],"thrashing":[75],"is":[76,82],"proposed.":[77],"The":[78],"proposed":[79],"prefetching":[80,101],"scheme":[81],"simulated":[83],"on":[84,93,117],"64-core":[86],"CMP":[87],"with":[88],"several":[94],"algorithms":[96],"inputs.":[98],"Enabling":[99],"into":[102],"L2":[104],"results":[106],"an":[108],"average":[109],"speedup":[110],"1.99,":[112],"up":[114],"2.35":[116],"Breadth-First":[118],"Search.":[119]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}