{"id":"https://openalex.org/W2224475358","doi":"https://doi.org/10.1109/lca.2015.2460736","title":"Enhancing the L1 Data Cache Design to Mitigate HCI","display_name":"Enhancing the L1 Data Cache Design to Mitigate HCI","publication_year":2015,"publication_date":"2015-07-24","ids":{"openalex":"https://openalex.org/W2224475358","doi":"https://doi.org/10.1109/lca.2015.2460736","mag":"2224475358"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2015.2460736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2015.2460736","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10251/81469","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001423758","display_name":"Alejandro Valero","orcid":"https://orcid.org/0000-0002-0824-5833"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Alejandro Valero","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056811144","display_name":"Negar Miralaei","orcid":null},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Negar Miralaei","raw_affiliation_strings":["Computer Laboratory, University of Cambridge, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Computer Laboratory, University of Cambridge, United Kingdom","institution_ids":["https://openalex.org/I241749"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013237315","display_name":"Salvador Petit","orcid":"https://orcid.org/0000-0003-2426-4134"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Salvador Petit","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044390347","display_name":"Julio Sahuquillo","orcid":"https://orcid.org/0000-0001-8630-4846"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Sahuquillo","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047443783","display_name":"Timothy M. Jones","orcid":"https://orcid.org/0000-0002-4114-7661"},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Timothy M. Jones","raw_affiliation_strings":["Computer Laboratory, University of Cambridge, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Computer Laboratory, University of Cambridge, United Kingdom","institution_ids":["https://openalex.org/I241749"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5001423758"],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":0.6597,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71439675,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"15","issue":"2","first_page":"93","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8383671045303345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7870416045188904},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.628919243812561},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5531648993492126},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5317807197570801},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5291778445243835},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.48774248361587524},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4785533547401428},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.47173750400543213},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41656672954559326},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3988211750984192},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.36737382411956787},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.34413859248161316},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14836007356643677}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8383671045303345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7870416045188904},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.628919243812561},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5531648993492126},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5317807197570801},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5291778445243835},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.48774248361587524},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4785533547401428},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.47173750400543213},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41656672954559326},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3988211750984192},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36737382411956787},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.34413859248161316},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14836007356643677},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/lca.2015.2460736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2015.2460736","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},{"id":"pmh:oai:www.repository.cam.ac.uk:1810/249106","is_oa":false,"landing_page_url":"https://www.repository.cam.ac.uk/handle/1810/249106","pdf_url":null,"source":{"id":"https://openalex.org/S4306401777","display_name":"Apollo (University of Cambridge)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I241749","host_organization_name":"University of Cambridge","host_organization_lineage":["https://openalex.org/I241749"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Article"},{"id":"pmh:oai:riunet.upv.es:10251/81469","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/81469","pdf_url":null,"source":{"id":"https://openalex.org/S4306401500","display_name":"RiuNet (Politechnical University of Valencia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:riunet.upv.es:10251/81469","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/81469","pdf_url":null,"source":{"id":"https://openalex.org/S4306401500","display_name":"RiuNet (Politechnical University of Valencia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1258440726","display_name":null,"funder_award_id":"(MINECO","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"},{"id":"https://openalex.org/G1934935867","display_name":null,"funder_award_id":"Engineering and Physical Sciences R","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G302270494","display_name":null,"funder_award_id":"TIN2012-38341-C04","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"},{"id":"https://openalex.org/G3661743248","display_name":null,"funder_award_id":"EP/K026399/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G4531677044","display_name":null,"funder_award_id":"grant","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"},{"id":"https://openalex.org/G4628939008","display_name":"M3: Managing Many-Cores for the Masses","funder_award_id":"EP/K026399/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G4985643425","display_name":"DOME: Delaying and Overcoming Microprocessor Errors","funder_award_id":"EP/J016284/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7420919289","display_name":null,"funder_award_id":"FEDER","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"},{"id":"https://openalex.org/G7609657460","display_name":null,"funder_award_id":"EP/J016284/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7937042743","display_name":null,"funder_award_id":"287759","funder_id":"https://openalex.org/F4320334960","funder_display_name":"Seventh Framework Programme"},{"id":"https://openalex.org/G8213589631","display_name":null,"funder_award_id":"TIN2012-38341-C04-01","funder_id":"https://openalex.org/F4320321595","funder_display_name":"Federaci\u00f3n Espa\u00f1ola de Enfermedades Raras"},{"id":"https://openalex.org/G8521584686","display_name":null,"funder_award_id":"TIN2012-38341-C04-01","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"}],"funders":[{"id":"https://openalex.org/F4320321595","display_name":"Federaci\u00f3n Espa\u00f1ola de Enfermedades Raras","ror":"https://ror.org/0348bpk17"},{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"},{"id":"https://openalex.org/F4320334960","display_name":"Seventh Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1998654458","https://openalex.org/W2099746875","https://openalex.org/W2103884786","https://openalex.org/W2104114347","https://openalex.org/W2115016937","https://openalex.org/W2136066624","https://openalex.org/W2154392963","https://openalex.org/W2154451732","https://openalex.org/W2155105016","https://openalex.org/W2162752393","https://openalex.org/W2536357280","https://openalex.org/W2747287244","https://openalex.org/W3148731126","https://openalex.org/W4240146668"],"related_works":["https://openalex.org/W2012518269","https://openalex.org/W2086718556","https://openalex.org/W2167303720","https://openalex.org/W2061075966","https://openalex.org/W2146079099","https://openalex.org/W2066160958","https://openalex.org/W1965891727","https://openalex.org/W218254741","https://openalex.org/W1860107648","https://openalex.org/W1496086148"],"abstract_inverted_index":{"Over":[0],"the":[1,6,13,34,49,61,80,113,116,127,132,144,147,151,161,174],"lifetime":[2,114],"of":[3,51,60,92,115,129],"a":[4,58,86],"microprocessor,":[5],"Hot":[7],"Carrier":[8],"Injection":[9],"(HCI)":[10],"phenomenon":[11],"degrades":[12],"threshold":[14,162],"voltage,":[15],"which":[16],"causes":[17],"slower":[18],"transistor":[19],"switching":[20],"and":[21,27,44,88,99,125],"eventually":[22],"results":[23,139],"in":[24,85],"timing":[25],"violations":[26],"faulty":[28],"operation.":[29],"This":[30],"effect":[31],"appears":[32],"when":[33],"memory":[35,63],"cell":[36,52,153],"contents":[37],"flip":[38,154],"from":[39,167],"logic":[40],"`0'":[41],"to":[42,95,104,111,143,157,169],"`1'":[43],"vice":[45],"versa.":[46],"In":[47,71],"caches,":[48],"majority":[50],"flips":[53,130],"are":[54],"concentrated":[55],"into":[56],"only":[57],"few":[59],"total":[62],"cells":[64],"that":[65,77,123],"make":[66],"up":[67,156],"each":[68],"data":[69,83,97,135],"word.":[70],"addition,":[72],"other":[73],"researchers":[74],"have":[75,89],"noted":[76],"zero":[78],"is":[79],"most":[81],"commonly-stored":[82],"value":[84],"cache,":[87],"taken":[90],"advantage":[91],"this":[93,109],"behavior":[94],"propose":[96],"compression":[98],"power":[100],"reduction":[101],"techniques.":[102],"Contrary":[103],"these":[105],"works,":[106],"we":[107],"use":[108],"information":[110],"extend":[112],"caches":[117],"by":[118],"introducing":[119],"two":[120],"microarchitectural":[121],"techniques":[122],"spread":[124],"reduce":[126,150],"number":[128],"across":[131],"first-level":[133],"(L1)":[134],"cache":[136],"cells.":[137],"Experimental":[138],"show":[140],"that,":[141],"compared":[142],"conventional":[145],"approach,":[146],"proposed":[148],"mechanisms":[149],"highest":[152],"peak":[155],"65.8":[158],"percent,":[159],"whereas":[160],"voltage":[163],"degradation":[164],"savings":[165],"range":[166],"32.0":[168],"79.9":[170],"percent":[171],"depending":[172],"on":[173],"application.":[175]},"counts_by_year":[{"year":2016,"cited_by_count":2}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}