{"id":"https://openalex.org/W2521589984","doi":"https://doi.org/10.1109/lca.2015.2451652","title":"The 2 PetaFLOP, 3 Petabyte, 9 TB/s, 90\u00a0kW Cabinet: A System Architecture for Exascale and Big Data","display_name":"The 2 PetaFLOP, 3 Petabyte, 9 TB/s, 90\u00a0kW Cabinet: A System Architecture for Exascale and Big Data","publication_year":2015,"publication_date":"2015-09-25","ids":{"openalex":"https://openalex.org/W2521589984","doi":"https://doi.org/10.1109/lca.2015.2451652","mag":"2521589984"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2015.2451652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2015.2451652","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["Electrical & Computer Engineering, University of Maryland, College Park, MD"],"affiliations":[{"raw_affiliation_string":"Electrical & Computer Engineering, University of Maryland, College Park, MD","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5047597896"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.6656,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76974387,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"15","issue":"2","first_page":"125","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8802056312561035},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5124452710151672},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5104812383651733},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4947004020214081},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4513498842716217},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4423508942127228},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4165407419204712},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4107673764228821},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39565375447273254},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32348883152008057},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32298773527145386},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.28449738025665283},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.280534565448761},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23975136876106262}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8802056312561035},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5124452710151672},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5104812383651733},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4947004020214081},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4513498842716217},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4423508942127228},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4165407419204712},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4107673764228821},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39565375447273254},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32348883152008057},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32298773527145386},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.28449738025665283},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.280534565448761},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23975136876106262},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2015.2451652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2015.2451652","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.47999998927116394,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2074175208","https://openalex.org/W2101022290","https://openalex.org/W2124064997","https://openalex.org/W2170585292","https://openalex.org/W2991283740","https://openalex.org/W3152304157"],"related_works":["https://openalex.org/W2364730014","https://openalex.org/W2105141138","https://openalex.org/W2138180780","https://openalex.org/W120214571","https://openalex.org/W43633106","https://openalex.org/W52481882","https://openalex.org/W254684032","https://openalex.org/W87257424","https://openalex.org/W2247651031","https://openalex.org/W2126404094"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,24,38,55,63,70,83,89,116,126,145,157],"system":[3,33,87,105],"architecture":[4,106,148],"that":[5,61,177,185],"uses":[6],"high-efficiency":[7],"processors":[8],"as":[9,16,23,131,143,151],"opposed":[10],"to":[11,43,79,135,152],"high-performance":[12],"processors,":[13],"NAND":[14,179],"flash":[15],"byte-addressable":[17],"main":[18,31,95,172],"memory,":[19,96,173],"and":[20,36,69,100,181],"high-speed":[21],"DRAM":[22],"cache":[25,147],"front-end":[26],"for":[27,125],"the":[28,44,86,133,137],"flash.":[29],"The":[30,104],"memory":[32,174,182],"is":[34],"interconnected":[35],"presents":[37],"unified":[39,146],"global":[40,117,127],"address":[41,120,165],"space":[42,121,130,139],"client":[45],"microprocessors.":[46],"A":[47],"single":[48],"cabinet":[49],"contains":[50],"2,550":[51],"nodes,":[52],"networked":[53],"in":[54,111,144,156],"highly":[56],"redundant":[57],"modified":[58],"Moore":[59],"graph":[60],"yields":[62],"bisection":[64],"bandwidth":[65],"of":[66,73,91,94,178,186],"9.1":[67],"TB/s":[68],"worst-case":[71],"latency":[72],"four":[74],"hops":[75],"from":[76],"any":[77,80],"node":[78],"other.":[81],"At":[82],"per-cabinet":[84],"level,":[85],"supports":[88],"minimum":[90],"2.6":[92],"petabytes":[93],"dissipates":[97],"90":[98],"kW,":[99],"achieves":[101],"2.2":[102],"PetaFLOPS.":[103],"provides":[107],"several":[108],"features":[109],"desirable":[110],"today's":[112],"large-scale":[113],"systems,":[114],"including":[115],"shared":[118,128],"physical":[119,138],"(and":[122],"optional":[123],"support":[124,153],"virtual":[129],"well),":[132],"ability":[134],"partition":[136],"unequally":[140],"among":[141],"clients":[142],"(e.g.,":[149],"so":[150],"multiple":[154],"VMs":[155],"datacenter),":[158],"pairwise":[159],"system-wide":[160],"sequential":[161],"consistency":[162],"on":[163],"user-specified":[164],"sets,":[166],"built-in":[167],"checkpointing":[168],"via":[169],"journaled":[170],"non-volatile":[171],"cost-per-bit":[175],"approaching":[176,184],"flash,":[180],"performance":[183],"pure":[187],"DRAM.":[188]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}