{"id":"https://openalex.org/W2441593292","doi":"https://doi.org/10.1109/lca.2015.2435709","title":"Inter-Core Locality Aware Memory Scheduling","display_name":"Inter-Core Locality Aware Memory Scheduling","publication_year":2015,"publication_date":"2015-05-20","ids":{"openalex":"https://openalex.org/W2441593292","doi":"https://doi.org/10.1109/lca.2015.2435709","mag":"2441593292"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2015.2435709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2015.2435709","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100358079","display_name":"Dongdong Li","orcid":"https://orcid.org/0000-0002-1880-8054"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Dongdong Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026788167","display_name":"Tor M. Aamodt","orcid":"https://orcid.org/0000-0003-1161-692X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tor M. Aamodt","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100358079"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":2.7056953,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.92017332,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"15","issue":"1","first_page":"25","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.866578221321106},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.6613600850105286},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6410344839096069},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5521739721298218},{"id":"https://openalex.org/keywords/locality-of-reference","display_name":"Locality of reference","score":0.4855046272277832},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4102499485015869},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3478407859802246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.866578221321106},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.6613600850105286},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6410344839096069},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5521739721298218},{"id":"https://openalex.org/C27602214","wikidata":"https://www.wikidata.org/wiki/Q1868547","display_name":"Locality of reference","level":3,"score":0.4855046272277832},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4102499485015869},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3478407859802246},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2015.2435709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2015.2435709","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1979527452","https://openalex.org/W1980136882","https://openalex.org/W1997162567","https://openalex.org/W2047060659","https://openalex.org/W2080592089","https://openalex.org/W2087985718","https://openalex.org/W2107333973","https://openalex.org/W2115172404","https://openalex.org/W2155503253","https://openalex.org/W2166263440","https://openalex.org/W2199903185","https://openalex.org/W2298650131","https://openalex.org/W2399306013","https://openalex.org/W3145545382","https://openalex.org/W3152438252","https://openalex.org/W6697723270"],"related_works":["https://openalex.org/W1555349535","https://openalex.org/W2583128298","https://openalex.org/W2053359564","https://openalex.org/W2161159383","https://openalex.org/W1495260638","https://openalex.org/W1511204342","https://openalex.org/W2369125128","https://openalex.org/W2369223577","https://openalex.org/W2010020348","https://openalex.org/W4238138329"],"abstract_inverted_index":{"Graphics":[0],"Processing":[1],"Units":[2],"(GPUs)":[3],"run":[4],"thousands":[5],"of":[6],"parallel":[7],"threads":[8,103],"and":[9,56,116,164],"achieve":[10],"high":[11,18,99,148],"Memory":[12,19,67],"Level":[13,20],"Parallelism":[14],"(MLP).":[15],"To":[16],"support":[17],"Parallelism,":[21],"a":[22,25,130],"structure":[23],"called":[24],"Miss-Status":[26],"Holding":[27],"Register":[28],"(MSHR)":[29],"handles":[30],"multiple":[31,36,82],"in-flight":[32],"miss":[33],"requests.":[34],"When":[35],"cores":[37,83],"send":[38],"requests":[39,46,96,119],"to":[40,63,126,154],"the":[41,45,64,89,111,142],"same":[42,90],"cache":[43,53,91,145],"line,":[44],"are":[47,123],"merged":[48],"into":[49],"one":[50,58],"last":[51,143],"level":[52,144],"MSHR":[54],"entry":[55],"only":[57],"memory":[59,95,161],"request":[60,162],"is":[61,80],"sent":[62],"Dynamic":[65],"Random-Access":[66],"(DRAM).":[68],"We":[69,128],"call":[70],"this":[71,107,152],"inter-core":[72,78,100,114,121,138,149],"locality.":[73],"The":[74],"main":[75],"reason":[76,112],"for":[77,113],"locality":[79,115,122,139,150],"that":[81,97,118,134],"access":[84],"shared":[85],"read-only":[86],"data":[87],"within":[88],"line.":[92],"By":[93],"prioritizing":[94],"have":[98],"locality,":[101],"more":[102,124],"resume":[104],"execution.":[105],"In":[106],"paper,":[108],"we":[109],"analyze":[110],"show":[117],"with":[120],"critical":[125],"performance.":[127,169],"propose":[129],"GPU":[131],"DRAM":[132],"scheduler":[133],"exploits":[135],"information":[136],"about":[137],"detected":[140],"at":[141],"MSHRs.":[146],"For":[147],"benchmarks":[151],"leads":[153],"an":[155],"average":[156],"28":[157],"percent":[158,166],"reduction":[159],"in":[160,168],"latency":[163],"11":[165],"improvement":[167]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}