{"id":"https://openalex.org/W2322237991","doi":"https://doi.org/10.1109/lca.2015.2424699","title":"The Case for VLIW-CMP as a Building Block for Exascale","display_name":"The Case for VLIW-CMP as a Building Block for Exascale","publication_year":2015,"publication_date":"2015-04-28","ids":{"openalex":"https://openalex.org/W2322237991","doi":"https://doi.org/10.1109/lca.2015.2424699","mag":"2322237991"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2015.2424699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2015.2424699","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, MD"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, MD","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5047597896"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.77696675,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"15","issue":"1","first_page":"54","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8463351726531982},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8376653790473938},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5413801670074463},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4771151840686798},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.44355663657188416},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43968698382377625},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4288572072982788},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3776751756668091},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3675425052642822},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34738361835479736},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.20237696170806885}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8463351726531982},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8376653790473938},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5413801670074463},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4771151840686798},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.44355663657188416},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43968698382377625},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4288572072982788},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3776751756668091},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3675425052642822},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34738361835479736},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.20237696170806885},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2015.2424699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2015.2424699","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1482876088","https://openalex.org/W1971851724","https://openalex.org/W2051598123","https://openalex.org/W2060231710","https://openalex.org/W2087256755","https://openalex.org/W2089083257","https://openalex.org/W2099220296","https://openalex.org/W2105555051","https://openalex.org/W2107635292","https://openalex.org/W2126630636","https://openalex.org/W2135232880","https://openalex.org/W2135270610","https://openalex.org/W2144385190","https://openalex.org/W2145285922","https://openalex.org/W2170585292","https://openalex.org/W3150859138","https://openalex.org/W4241732985","https://openalex.org/W4298376790","https://openalex.org/W6675883869"],"related_works":["https://openalex.org/W788524553","https://openalex.org/W1897551170","https://openalex.org/W2114750404","https://openalex.org/W2163046274","https://openalex.org/W1972260469","https://openalex.org/W3187804951","https://openalex.org/W2009874002","https://openalex.org/W2148099609","https://openalex.org/W1534779213","https://openalex.org/W2556885209"],"abstract_inverted_index":{"Current":[0],"ultra-high-performance":[1],"computers":[2],"execute":[3,33],"instructions":[4,34],"at":[5,35],"the":[6,22,52,73,107],"rate":[7],"of":[8,24,76,110,120],"roughly":[9],"10":[10,25],"PFLOPS":[11],"(10":[12],"quadrillion":[13],"floating-point":[14],"operations":[15],"per":[16,101],"second)":[17],"and":[18,58,91,97,124],"dissipate":[19],"power":[20,74,90,108,118],"in":[21],"range":[23],"MW.":[26],"The":[27],"next":[28],"generation":[29],"will":[30],"need":[31],"to":[32,80],"EFLOPS":[36],"rates-100X":[37],"as":[38,40,64],"fast":[39],"today's-but":[41],"without":[42],"dissipating":[43],"any":[44],"more":[45],"power.":[46],"To":[47,103],"achieve":[48],"this":[49,60],"challenging":[50],"goal,":[51],"emphasis":[53],"is":[54],"on":[55,72,106],"power-efficient":[56],"execution,":[57],"for":[59],"we":[61,112],"propose":[62],"VLIW-CMP":[63,87],"a":[65,114],"general":[66],"architectural":[67],"approach":[68],"that":[69,116],"improves":[70,94],"significantly":[71],"efficiency":[75],"existing":[77],"solutions.":[78],"Compared":[79],"manycore":[81],"architectures":[82],"using":[83],"simple,":[84],"single-issue":[85],"cores,":[86],"reduces":[88,117],"both":[89,121],"die":[92],"area,":[93],"single-thread":[95],"performance,":[96],"maintains":[98],"aggregate":[99],"FLOPS":[100],"die.":[102],"improve":[104],"further":[105],"advantages":[109],"VLIW,":[111],"describe":[113],"mechanism":[115],"dissipation":[119],"data":[122],"forwarding":[123],"register-file":[125],"activity.":[126]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}