{"id":"https://openalex.org/W2026221143","doi":"https://doi.org/10.1109/lca.2014.2340873","title":"Architectural Reliability: Lifetime Reliability Characterization and Management ofMany-Core Processors","display_name":"Architectural Reliability: Lifetime Reliability Characterization and Management ofMany-Core Processors","publication_year":2014,"publication_date":"2014-07-18","ids":{"openalex":"https://openalex.org/W2026221143","doi":"https://doi.org/10.1109/lca.2014.2340873","mag":"2026221143"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2014.2340873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2014.2340873","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028411609","display_name":"William J. Song","orcid":"https://orcid.org/0000-0001-9170-5986"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Song","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111855694","display_name":"Sudhakar Yalamanchili","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Yalamanchili","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":5.0148,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.94927649,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"14","issue":"2","first_page":"103","last_page":"106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.7360717058181763},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.672126829624176},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6681221723556519},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6668596267700195},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6271249055862427},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.6251856088638306},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.5967620611190796},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4291076362133026},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3901340663433075},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32253390550613403},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.284682035446167},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2774355113506317},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15834647417068481}],"concepts":[{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.7360717058181763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.672126829624176},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6681221723556519},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6668596267700195},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6271249055862427},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.6251856088638306},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.5967620611190796},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4291076362133026},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3901340663433075},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32253390550613403},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.284682035446167},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2774355113506317},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15834647417068481},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2014.2340873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2014.2340873","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.47999998927116394}],"awards":[{"id":"https://openalex.org/G4200929446","display_name":null,"funder_award_id":"2084.001","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320307762","display_name":"International Business Machines Corporation","ror":"https://ror.org/05hh8d621"},{"id":"https://openalex.org/F4320338291","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1987293146","https://openalex.org/W1989874002","https://openalex.org/W2038229768","https://openalex.org/W2089171097","https://openalex.org/W2090678868","https://openalex.org/W2118039752","https://openalex.org/W2125890858","https://openalex.org/W2142699925","https://openalex.org/W2168768336","https://openalex.org/W2170333286","https://openalex.org/W2170382128","https://openalex.org/W2899305595","https://openalex.org/W3142845206","https://openalex.org/W4233774062","https://openalex.org/W4243134243","https://openalex.org/W4285719527","https://openalex.org/W6755650540"],"related_works":["https://openalex.org/W2154351074","https://openalex.org/W2151223307","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2023400509","https://openalex.org/W2332054630","https://openalex.org/W2590100594","https://openalex.org/W2154169726","https://openalex.org/W2898122376","https://openalex.org/W1987176048"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12],"lifetime":[4,60,105],"reliability":[5,21,61,78,106],"characterization":[6],"of":[7,15,35,55,94,103],"many-core":[8],"processors":[9],"based":[10],"on":[11,37,67],"full-system":[13],"simulation":[14],"integrated":[16],"microarchitecture,":[17],"power,":[18],"thermal,":[19],"and":[20,29,86],"models.":[22],"Under":[23],"normal":[24,41],"operating":[25],"conditions,":[26],"our":[27],"model":[28],"analysis":[30],"reveal":[31],"that":[32,51,100],"the":[33,38,44,47,53,56,101],"mean-time-to-failure":[34],"cores":[36],"die":[39],"show":[40],"distribution.":[42],"From":[43],"processor-level":[45],"perspective,":[46],"key":[48],"insight":[49],"is":[50,99],"reducing":[52],"variance":[54,73,96],"distribution":[57],"can":[58,107],"improve":[59],"by":[62],"avoiding":[63],"early":[64],"failures.":[65],"Based":[66],"this":[68],"understanding,":[69],"we":[70],"present":[71],"two":[72],"reduction":[74,97],"techniques":[75,98],"for":[76],"proactive":[77],"management;":[79],"i)":[80],"proportional":[81],"dynamic":[82],"voltage-frequency":[83],"scaling":[84],"(DVFS)":[85],"ii)":[87],"coordinated":[88],"thread":[89],"swapping.":[90],"A":[91],"major":[92],"advantage":[93],"using":[95],"improvement":[102],"system":[104],"be":[108],"achieved":[109],"without":[110],"adding":[111],"design":[112],"margins":[113],"or":[114],"spare":[115],"components.":[116]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}