{"id":"https://openalex.org/W1749461670","doi":"https://doi.org/10.1109/lca.2014.2333735","title":"DRAMA: An Architecture for Accelerated Processing Near Memory","display_name":"DRAMA: An Architecture for Accelerated Processing Near Memory","publication_year":2014,"publication_date":"2014-06-30","ids":{"openalex":"https://openalex.org/W1749461670","doi":"https://doi.org/10.1109/lca.2014.2333735","mag":"1749461670"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2014.2333735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2014.2333735","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017675563","display_name":"Amin Farmahini-Farahani","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amin Farmahini-Farahani","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison","Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison,#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078262826","display_name":"Jung Ho Ahn","orcid":"https://orcid.org/0000-0003-1733-1394"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung Ho Ahn","raw_affiliation_strings":["Department of Transdisciplinary Studies, Seoul National University, 1 Gwanak-ro, Gwanak-gu, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Transdisciplinary Studies, Seoul National University, 1 Gwanak-ro, Gwanak-gu, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061323191","display_name":"Katherine Morrow","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Katherine Morrow","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison","Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison,#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison","Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Wisconsin-Madison, Madison,#TAB#","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.2364,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.95611644,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"14","issue":"1","first_page":"26","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8062925338745117},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7264703512191772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5248784422874451},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5115078687667847},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4606035351753235},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4589240849018097},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45775875449180603},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.43957701325416565},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4204689860343933},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41933467984199524},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41179007291793823},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37784910202026367},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3281599283218384},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3195616900920868},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2349194586277008},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.10953637957572937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08653241395950317}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8062925338745117},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7264703512191772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5248784422874451},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5115078687667847},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4606035351753235},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4589240849018097},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45775875449180603},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.43957701325416565},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4204689860343933},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41933467984199524},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41179007291793823},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37784910202026367},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3281599283218384},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3195616900920868},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2349194586277008},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.10953637957572937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08653241395950317},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2014.2333735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2014.2333735","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G1349491125","display_name":null,"funder_award_id":"CCF-0953603","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G2026608039","display_name":null,"funder_award_id":"CNS-0952425","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G3328254846","display_name":null,"funder_award_id":"CNS-1217102","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G3618986519","display_name":null,"funder_award_id":"HR0011-12-2-0019","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G7446228693","display_name":null,"funder_award_id":"2012R1A1B4003447","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2006983510","https://openalex.org/W2013435193","https://openalex.org/W2020733012","https://openalex.org/W2024122052","https://openalex.org/W2027829345","https://openalex.org/W2097586424","https://openalex.org/W2100516830","https://openalex.org/W2112980698","https://openalex.org/W2132511032","https://openalex.org/W2147657366","https://openalex.org/W2148797773","https://openalex.org/W2243540610","https://openalex.org/W2273440736","https://openalex.org/W4238135788","https://openalex.org/W4285719527","https://openalex.org/W6694513646"],"related_works":["https://openalex.org/W2546565930","https://openalex.org/W2590847132","https://openalex.org/W155078272","https://openalex.org/W2087507048","https://openalex.org/W3091205277","https://openalex.org/W175601589","https://openalex.org/W3185952280","https://openalex.org/W2010410904","https://openalex.org/W2116703387","https://openalex.org/W2048331085"],"abstract_inverted_index":{"Improving":[0],"energy":[1,18,52,106],"efficiency":[2],"is":[3,19],"crucial":[4],"for":[5],"both":[6],"mobile":[7],"and":[8,26,45],"high-performance":[9],"computing":[10],"systems":[11],"while":[12,118],"a":[13,38,126],"large":[14],"fraction":[15],"of":[16,37,121],"total":[17],"consumed":[20],"to":[21,77,95,108,123],"transfer":[22,109],"data":[23,31,110],"between":[24],"storage":[25],"processing":[27],"units.":[28],"Thus,":[29],"reducing":[30],"transfers":[32],"across":[33,111],"the":[34,51,78,89,96,105,112],"memory":[35,113],"hierarchy":[36,114],"processor":[39],"(i.e.,":[40],"off-chip":[41,69],"memory,":[42],"on-chip":[43],"caches,":[44],"register":[46],"file)":[47],"can":[48,103],"greatly":[49],"improve":[50],"efficiency.":[53],"To":[54],"this":[55],"end,":[56],"we":[57],"propose":[58],"an":[59],"architecture,":[60,81],"DRAMA,":[61],"that":[62,87,101],"3D-stacks":[63],"coarse-grain":[64],"reconfigurable":[65],"accelerators":[66],"(CGRAs)":[67],"atop":[68],"DRAM":[70,79,90],"devices.":[71],"DRAMA":[72,102],"does":[73],"not":[74],"require":[75],"changes":[76],"device":[80],"apart":[82],"from":[83],"through-silicon":[84],"vias":[85],"(TSVs)":[86],"connect":[88],"device's":[91],"internal":[92],"I/O":[93],"bus":[94],"CGRA":[97],"layer.":[98],"We":[99],"demonstrate":[100],"reduce":[104],"consumption":[107],"by":[115],"66-95":[116],"percent":[117],"achieving":[119],"speedups":[120],"up":[122],"18\u00d7":[124],"over":[125],"commodity":[127],"processor.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}