{"id":"https://openalex.org/W2057871298","doi":"https://doi.org/10.1109/lca.2014.2298412","title":"Leveraging Non-Volatile Storage to Achieve Versatile Cache Optimizations","display_name":"Leveraging Non-Volatile Storage to Achieve Versatile Cache Optimizations","publication_year":2014,"publication_date":"2014-01-31","ids":{"openalex":"https://openalex.org/W2057871298","doi":"https://doi.org/10.1109/lca.2014.2298412","mag":"2057871298"},"language":"en","primary_location":{"id":"doi:10.1109/lca.2014.2298412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2014.2298412","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100431390","display_name":"Rui Wang","orcid":"https://orcid.org/0000-0003-2741-6033"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Wang","raw_affiliation_strings":["State Key Laboratory of Software Development Environment, Beihang University, Beijing, China","State Key Laboratory of Software Development Environment,School of Computer Science and Engineering, Beihang University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Software Development Environment, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"State Key Laboratory of Software Development Environment,School of Computer Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103099151","display_name":"Wangyuan Zhang","orcid":"https://orcid.org/0000-0002-2908-5648"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wangyuan Zhang","raw_affiliation_strings":["ECE Department, University of Florida, Gainesville, FL","ECE Department, University of Florida, Gainesville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"ECE Department, University of Florida, Gainesville","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101479068","display_name":"Tao Li","orcid":"https://orcid.org/0000-0003-0050-7859"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tao Li","raw_affiliation_strings":["ECE Department, University of Florida, Gainesville, FL","ECE Department, University of Florida, Gainesville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"ECE Department, University of Florida, Gainesville","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079362609","display_name":"Depei Qian","orcid":"https://orcid.org/0000-0002-5382-1473"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Depei Qian","raw_affiliation_strings":["State Key Laboratory of Software Development Environment, Beihang University, Beijing, China","State Key Laboratory of Software Development Environment,School of Computer Science and Engineering, Beihang University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Software Development Environment, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"State Key Laboratory of Software Development Environment,School of Computer Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.308,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5978366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"14","issue":"1","first_page":"46","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8379949331283569},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8140624761581421},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.756362795829773},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6386482119560242},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.62128084897995},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6019356846809387},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5705028772354126},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5510327816009521},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5203627943992615},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5044797658920288},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4775432050228119},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37909170985221863},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3719639182090759},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.29290175437927246},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26175975799560547}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8379949331283569},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8140624761581421},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.756362795829773},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6386482119560242},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.62128084897995},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6019356846809387},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5705028772354126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5510327816009521},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5203627943992615},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5044797658920288},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4775432050228119},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37909170985221863},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3719639182090759},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.29290175437927246},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26175975799560547},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lca.2014.2298412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2014.2298412","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Architecture Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335773","display_name":"National High-tech Research and Development Program","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1550928833","https://openalex.org/W2040483504","https://openalex.org/W2064977311","https://openalex.org/W2084007230","https://openalex.org/W2101738713","https://openalex.org/W2113167168","https://openalex.org/W2128922810","https://openalex.org/W2131054871","https://openalex.org/W2143823686","https://openalex.org/W2145535077","https://openalex.org/W2148831941","https://openalex.org/W2152706327","https://openalex.org/W2160701576","https://openalex.org/W2165284728","https://openalex.org/W2543205889","https://openalex.org/W3151327929","https://openalex.org/W3172772885","https://openalex.org/W4248310916","https://openalex.org/W4285719527","https://openalex.org/W6675246879","https://openalex.org/W6729029536","https://openalex.org/W6797258325"],"related_works":["https://openalex.org/W2091166053","https://openalex.org/W2111417401","https://openalex.org/W2801455238","https://openalex.org/W344641953","https://openalex.org/W2788783605","https://openalex.org/W2357296265","https://openalex.org/W2072371991","https://openalex.org/W2377604528","https://openalex.org/W2356161548","https://openalex.org/W2043199222"],"abstract_inverted_index":{"The":[0],"efficiency":[1,72],"of":[2,69,87],"caches":[3],"plays":[4],"a":[5,15,48],"vital":[6],"role":[7],"in":[8,67],"microprocessor.":[9],"In":[10],"this":[11],"paper,":[12],"we":[13],"introduce":[14],"novel":[16],"and":[17,53,73],"flexible":[18],"cache":[19,65,78],"substrate":[20],"that":[21,44],"employs":[22],"non-volatile":[23],"yet":[24],"versatile":[25],"SRAM":[26,39,59],"(NV2-SRAM)":[27],"cell":[28],"design,":[29],"which":[30],"synergistically":[31],"integrates":[32],"new":[33],"memory":[34],"devices":[35],"into":[36],"the":[37,58,63,76,85],"standard":[38],"cells.":[40],"Our":[41],"experiments":[42],"show":[43],"it":[45],"can":[46,80],"achieve":[47],"67":[49],"percent":[50],"energy":[51],"saving":[52],"3:1x":[54],"reliability":[55],"improvement":[56],"over":[57],"based":[60],"cache,":[61],"outperforming":[62],"drowsy":[64],"design":[66],"terms":[68],"both":[70],"power":[71],"reliability.":[74],"Moreover,":[75],"proposed":[77],"architecture":[79],"be":[81],"used":[82],"to":[83],"improve":[84],"performance":[86],"prefetching":[88],"schemes":[89],"by":[90],"10":[91],"percent.":[92]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}