{"id":"https://openalex.org/W2943620027","doi":"https://doi.org/10.1109/latw.2019.8704614","title":"Softerror mitigation for multi-core processors based on thread replication","display_name":"Softerror mitigation for multi-core processors based on thread replication","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2943620027","doi":"https://doi.org/10.1109/latw.2019.8704614","mag":"2943620027"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2019.8704614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2019.8704614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000867712","display_name":"Alejandro Serrano-Cases","orcid":"https://orcid.org/0000-0001-9794-8495"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alejandro Serrano-Cases","raw_affiliation_strings":["Dept. of Computer Technology, Ctra. San Vicente del Raspeig s/n, Alicante, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Technology, Ctra. San Vicente del Raspeig s/n, Alicante, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014729135","display_name":"Felipe Restrepo\u2010Calle","orcid":"https://orcid.org/0000-0003-4226-1324"},"institutions":[{"id":"https://openalex.org/I36243813","display_name":"Universidad Nacional de Colombia","ror":"https://ror.org/059yx9a68","country_code":"CO","type":"education","lineage":["https://openalex.org/I36243813"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Felipe Restrepo-Calle","raw_affiliation_strings":["Dept. of Systems and Industrial Engineering, Universidad Nacional de Colombia, Bogot\u00e1, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Systems and Industrial Engineering, Universidad Nacional de Colombia, Bogot\u00e1, Colombia","institution_ids":["https://openalex.org/I36243813"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021296662","display_name":"Sergio Cuenca-Asensi","orcid":"https://orcid.org/0000-0002-5830-6104"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sergio Cuenca-Asensi","raw_affiliation_strings":["Dept. of Computer Technology, Ctra. San Vicente del Raspeig s/n, Alicante, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Technology, Ctra. San Vicente del Raspeig s/n, Alicante, Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060002265","display_name":"Antonio Mart\u00ednez-\u00c1lvarez","orcid":"https://orcid.org/0000-0002-1500-857X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Antonio Martinez-Alvarez","raw_affiliation_strings":["Dept. of Computer Technology, Ctra. San Vicente del Raspeig s/n, Alicante, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Technology, Ctra. San Vicente del Raspeig s/n, Alicante, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7265,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.71358775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.8426539897918701},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7958546876907349},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6679556965827942},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6353632211685181},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6107160449028015},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6067036986351013},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.5590065121650696},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5018649101257324},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43110066652297974},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3814515471458435},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26467564702033997}],"concepts":[{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.8426539897918701},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7958546876907349},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6679556965827942},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6353632211685181},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6107160449028015},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6067036986351013},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.5590065121650696},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5018649101257324},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43110066652297974},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3814515471458435},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26467564702033997}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2019.8704614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2019.8704614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2102480715","https://openalex.org/W2116015411","https://openalex.org/W2120635877","https://openalex.org/W2140433506","https://openalex.org/W2144512449","https://openalex.org/W2312554246","https://openalex.org/W2369855514","https://openalex.org/W2416955034","https://openalex.org/W2521810108","https://openalex.org/W2615257672","https://openalex.org/W2766708668","https://openalex.org/W2770400098","https://openalex.org/W2899790291","https://openalex.org/W4205920213","https://openalex.org/W4246794227","https://openalex.org/W4249144718","https://openalex.org/W6675837356"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W4210531477","https://openalex.org/W2603119174","https://openalex.org/W3206195470","https://openalex.org/W2491217195","https://openalex.org/W2046926633"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2,94],"a":[3,61,83],"technique":[4,28,59],"to":[5,32,65,100],"mitigate":[6],"faults":[7],"induced":[8],"by":[9],"radiation":[10],"in":[11,55],"standalone":[12],"embedded":[13],"systems":[14],"based":[15],"on":[16,40,72],"multi-core":[17,84],"processors.":[18],"To":[19],"achieve":[20],"this":[21,56],"goal,":[22],"the":[23,67],"well":[24],"known":[25],"Modular":[26],"Redundancy":[27],"has":[29],"been":[30],"extended":[31],"take":[33],"advantage":[34],"of":[35,69],"several":[36],"instruction":[37,50],"flows":[38,51],"running":[39],"different":[41,73],"cores.":[42,74],"Particularly,":[43],"results":[44,88],"showing":[45],"softerror":[46],"mitigation":[47],"using":[48,82],"three":[49],"(threads)":[52],"are":[53],"presented":[54],"work.":[57],"Our":[58],"defines":[60],"relaxed":[62],"lockstep":[63],"model":[64],"synchronize":[66],"execution":[68],"redundant":[70],"threads":[71],"Simulated":[75],"fault":[76],"injection":[77],"campaigns":[78],"were":[79],"carried":[80],"out":[81],"ARM":[85],"system.":[86],"The":[87],"obtained":[89],"show":[90],"that":[91],"multi-thread":[92],"versions":[93],"similar":[95],"or":[96],"improved":[97],"protection":[98],"compared":[99],"single-threaded":[101],"versions,":[102],"but":[103],"with":[104],"reduced":[105],"performance":[106],"overhead.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}