{"id":"https://openalex.org/W2943324505","doi":"https://doi.org/10.1109/latw.2019.8704566","title":"SoC Memory Test Optimization using NXP MTR Solutions","display_name":"SoC Memory Test Optimization using NXP MTR Solutions","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2943324505","doi":"https://doi.org/10.1109/latw.2019.8704566","mag":"2943324505"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2019.8704566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2019.8704566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004884319","display_name":"Rodrigo Zeli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rodrigo Zeli","raw_affiliation_strings":["Memory Test and Repair Group, NXP Semiconductors Corp., Campinas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Test and Repair Group, NXP Semiconductors Corp., Campinas, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067831437","display_name":"Reinaldo Silveira","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Reinaldo Silveira","raw_affiliation_strings":["Memory Test and Repair Group, NXP Semiconductors Corp., Campinas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Test and Repair Group, NXP Semiconductors Corp., Campinas, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078769299","display_name":"Qadeer Qureshi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Qadeer Qureshi","raw_affiliation_strings":["Memory Test and Repair Group, NXP Semiconductors Corp., Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Test and Repair Group, NXP Semiconductors Corp., Austin, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4936,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.59723981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6498275399208069},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6058744192123413},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5391180515289307},{"id":"https://openalex.org/keywords/memory-test","display_name":"Memory test","score":0.527812123298645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5060333609580994},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.458956778049469},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4286348521709442},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4271638095378876},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41808682680130005},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34031301736831665},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2997281551361084},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2634809613227844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17180907726287842},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09657689929008484}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6498275399208069},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6058744192123413},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5391180515289307},{"id":"https://openalex.org/C3017990537","wikidata":"https://www.wikidata.org/wiki/Q6815759","display_name":"Memory test","level":3,"score":0.527812123298645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5060333609580994},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.458956778049469},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4286348521709442},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4271638095378876},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41808682680130005},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34031301736831665},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2997281551361084},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2634809613227844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17180907726287842},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09657689929008484},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C169900460","wikidata":"https://www.wikidata.org/wiki/Q2200417","display_name":"Cognition","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2019.8704566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2019.8704566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.6800000071525574,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1577371739","https://openalex.org/W2005160252","https://openalex.org/W2052075243","https://openalex.org/W2056648089","https://openalex.org/W2135375281","https://openalex.org/W2143218434","https://openalex.org/W2161825239","https://openalex.org/W2798590839","https://openalex.org/W3147713922","https://openalex.org/W6634633188","https://openalex.org/W6651551774","https://openalex.org/W6681137795"],"related_works":["https://openalex.org/W4232117715","https://openalex.org/W2019238062","https://openalex.org/W919907138","https://openalex.org/W2056436264","https://openalex.org/W4285257158","https://openalex.org/W1697439211","https://openalex.org/W2100773763","https://openalex.org/W2412067816","https://openalex.org/W4390075484","https://openalex.org/W2086435556"],"abstract_inverted_index":{"Despite":[0],"the":[1,6,16,27,31,60,64,67,74,144,156],"current":[2],"Moore's":[3],"Law":[4],"deceleration,":[5],"memory":[7,56,96,123,132,158],"content":[8],"of":[9,26,36,69,146,161],"SoCs":[10,53],"experienced":[11],"a":[12,98,119,152],"huge":[13],"increase":[14,73,112],"in":[15,45,110,113,142,151,155],"last":[17],"decade,":[18],"growing":[19],"from":[20],"20%":[21],"to":[22,54,58,121],"more":[23],"than":[24],"60%":[25],"chip":[28],"area":[29,103,127],"on":[30],"average.":[32],"Consequently,":[33],"efficient":[34],"testing":[35,105],"embedded":[37,51],"memories":[38,86,106],"is":[39],"becoming":[40],"exceedingly":[41],"important.":[42],"Memory":[43],"Built":[44],"Self-Test":[46],"(MBIST)":[47],"modules":[48,92],"are":[49,87],"frequently":[50],"into":[52],"speed-up":[55],"test":[57,61,94,114,124,133,159],"minimize":[59],"cost.":[62,134],"On":[63],"other":[65],"hand,":[66],"addition":[68],"MBIST":[70,91],"logic":[71],"can":[72,100,108],"SoC":[75],"die":[76],"size":[77],"and":[78],"consequently":[79],"its":[80],"manufacture":[81],"cost,":[82],"especially":[83],"if":[84],"all":[85],"tested":[88],"concurrently.":[89],"Sequential":[90],"(which":[93],"one":[95],"at":[97],"time)":[99],"have":[101],"smaller":[102],"but":[104],"sequentially":[107],"result":[109],"an":[111],"time.":[115],"This":[116],"paper":[117],"proposes":[118],"methodology":[120,149],"balance":[122],"time":[125],"vs.":[126],"overhead":[128],"thus":[129],"ensuring":[130],"optimal":[131],"It":[135],"also":[136],"presents":[137],"some":[138,162],"real-world":[139],"case":[140],"studies":[141],"which":[143],"application":[145],"such":[147],"optimization":[148],"resulted":[150],"meaningful":[153],"reduction":[154],"cumulative":[157],"cost":[160],"recent":[163],"NXP":[164],"SoCs.":[165]},"counts_by_year":[{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}