{"id":"https://openalex.org/W2943095132","doi":"https://doi.org/10.1109/latw.2019.8704563","title":"Analog/Mixed Signal IP DFx from a Foundry perspective","display_name":"Analog/Mixed Signal IP DFx from a Foundry perspective","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2943095132","doi":"https://doi.org/10.1109/latw.2019.8704563","mag":"2943095132"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2019.8704563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2019.8704563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088105228","display_name":"Salem Abdennadher","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Salem Abdennadher","raw_affiliation_strings":["Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101770488","display_name":"Arani Sinha","orcid":"https://orcid.org/0000-0003-2069-3177"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Arani Sinha","raw_affiliation_strings":["Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101780915","display_name":"Yonghyun Kim","orcid":"https://orcid.org/0000-0003-0038-7850"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yonghyun Kim","raw_affiliation_strings":["Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/portfolio","display_name":"Portfolio","score":0.540051281452179},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.4691644608974457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46506932377815247},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.35252952575683594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32779860496520996},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23559874296188354}],"concepts":[{"id":"https://openalex.org/C2780821815","wikidata":"https://www.wikidata.org/wiki/Q5340806","display_name":"Portfolio","level":2,"score":0.540051281452179},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.4691644608974457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46506932377815247},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.35252952575683594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32779860496520996},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23559874296188354},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2019.8704563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2019.8704563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2123968086","https://openalex.org/W2164754947"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W4402327032","https://openalex.org/W2382290278"],"abstract_inverted_index":{"Foundries":[0,24],"are":[1,40,124],"enabling":[2],"fabless":[3],"chip":[4],"design":[5,104],"companies":[6],"to":[7,35,55,61,102,130,152,156],"meet":[8],"market":[9],"demand":[10],"of":[11,31,48,53],"highly":[12],"integrated":[13],"devices":[14],"for":[15,140],"mobile":[16],"applications,":[17],"FPGAs":[18],"and":[19,60,95,105,113,126,143,145],"advanced":[20,32],"network":[21],"infrastructure":[22],"products.":[23],"makes":[25],"significant":[26],"investments":[27],"in":[28,78,116,154],"the":[29],"development":[30],"technology":[33,57],"nodes":[34],"ensure":[36,157],"future":[37],"customer":[38,64],"demands":[39],"met.":[41],"This":[42],"implies":[43],"that":[44],"fab":[45],"utilization":[46],"is":[47],"high":[49],"importance.":[50],"The":[51,86],"importance":[52],"DFx":[54,74,141],"accelerate":[56],"bring":[58],"up":[59,67],"enable":[62],"fast":[63],"volume":[65],"ramp":[66],"cannot":[68],"be":[69,76,84,109,131,153],"argued.":[70],"However,":[71],"how":[72],"much":[73],"should":[75],"included":[77],"a":[79],"foundry":[80,87],"IP":[81,96,118,149,159],"portfolio":[82],"can":[83,108],"debated.":[85],"DFT":[88,99,122],"team":[89],"work":[90],"as":[91,111],"intermediary":[92],"between":[93,136],"customers":[94,139],"providers.":[97],"Some":[98],"methodologies":[100],"used":[101],"identify":[103],"manufacturing":[106],"constraints":[107],"viewed":[110],"overkill":[112],"not":[114],"compatible":[115],"an":[117],"ecosystem,":[119],"while":[120],"other":[121],"features":[123,146],"missing":[125],"these":[127],"gaps":[128],"need":[129,151],"addressed.":[132],"A":[133],"definite":[134],"balance":[135],"expectations":[137],"from":[138],"features,":[142],"collaterals":[144],"offered":[147],"by":[148],"providers":[150],"place":[155],"competitive":[158],"offerings.":[160]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}