{"id":"https://openalex.org/W2798317675","doi":"https://doi.org/10.1109/latw.2018.8349690","title":"Challenges and emerging solutions in testing HBM IO & systems","display_name":"Challenges and emerging solutions in testing HBM IO & systems","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798317675","doi":"https://doi.org/10.1109/latw.2018.8349690","mag":"2798317675"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2018.8349690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2018.8349690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088105228","display_name":"Salem Abdennadher","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Salem Abdennadher","raw_affiliation_strings":["Intel Corporation, Folsom, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081833646","display_name":"M. Altmann","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Altmann","raw_affiliation_strings":["Intel Corporation, Folsom, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041175666","display_name":"Bin Xue","orcid":"https://orcid.org/0000-0002-0838-3064"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bin Xue","raw_affiliation_strings":["Intel Corporation, Folsom, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7714381217956543},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6312000751495361},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6168145537376404},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6036785840988159},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.5683732032775879},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5434527397155762},{"id":"https://openalex.org/keywords/integrated-circuit-packaging","display_name":"Integrated circuit packaging","score":0.4917300045490265},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4828560948371887},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48063722252845764},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4534497559070587},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34430694580078125},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.32947224378585815},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26088565587997437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12542015314102173},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10350951552391052}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7714381217956543},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6312000751495361},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6168145537376404},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6036785840988159},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.5683732032775879},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5434527397155762},{"id":"https://openalex.org/C186260285","wikidata":"https://www.wikidata.org/wiki/Q759494","display_name":"Integrated circuit packaging","level":3,"score":0.4917300045490265},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4828560948371887},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48063722252845764},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4534497559070587},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34430694580078125},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32947224378585815},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26088565587997437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12542015314102173},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10350951552391052},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2018.8349690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2018.8349690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2037771006","https://openalex.org/W2070676114","https://openalex.org/W2315846161","https://openalex.org/W6672662714"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885","https://openalex.org/W2118697956"],"abstract_inverted_index":{"With":[0],"advances":[1],"in":[2,17,22,26,34,49,89,135],"VLSI":[3,36],"technology,":[4],"process,":[5],"packaging":[6],"and":[7,31,61,119,130],"architecture,":[8],"System":[9],"on":[10],"a":[11,77,90,100],"Chip":[12],"(SoC)":[13],"continue":[14],"to":[15,39,109,132],"increase":[16,25],"complexity.":[18],"This":[19],"has":[20],"resulted":[21],"an":[23],"unprecedented":[24],"design":[27],"errors,":[28],"manufacturing":[29,64],"flaws":[30],"customer":[32],"returns":[33],"modern":[35],"systems":[37,51],"related":[38],"High":[40,68],"Speed":[41],"I/O":[42],"circuits.":[43],"The":[44],"situation":[45],"will":[46,123],"be":[47,124],"exacerbated":[48],"future":[50],"with":[52,72,81],"smaller":[53],"form":[54],"factors,":[55],"higher":[56],"integration":[57],"complexity,":[58],"Embedded":[59],"I/O's,":[60],"more":[62,117],"complex":[63,118],"process.":[65],"Systems":[66],"using":[67],"Bandwidth":[69],"Memory":[70],"(HBM)":[71],"embedded":[73],"DRAM":[74],"interconnected":[75],"via":[76],"high":[78],"density":[79],"substrate":[80],"interposer-like":[82],"technologies":[83],"(2.5D":[84],"packaging)":[85],"are":[86,116],"being":[87],"introduced":[88],"broad":[91],"array":[92],"of":[93],"products.":[94,106],"In":[95],"this":[96],"work":[97],"we":[98],"define":[99],"new":[101,120],"testability":[102],"methodology":[103],"for":[104],"2.5D":[105,112],"As":[107],"opposed":[108],"conventional":[110],"testing,":[111],"IC":[113],"test":[114],"flows":[115],"DFT":[121],"methodologies":[122],"presented":[125],"that":[126],"provide":[127],"good":[128],"coverage":[129],"visibility":[131],"isolate":[133],"failures":[134],"Production":[136],"Manufacturing":[137],"Tests.":[138]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}