{"id":"https://openalex.org/W2798507200","doi":"https://doi.org/10.1109/latw.2018.8349668","title":"Automated design flow for applying Triple Modular Redundancy (TMR) in complex digital circuits","display_name":"Automated design flow for applying Triple Modular Redundancy (TMR) in complex digital circuits","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798507200","doi":"https://doi.org/10.1109/latw.2018.8349668","mag":"2798507200"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2018.8349668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2018.8349668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028116175","display_name":"Luis Alberto Contreras Benites","orcid":"https://orcid.org/0000-0002-0989-6371"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luis Alberto Contreras Benites","raw_affiliation_strings":["Instituto de Informatica, PGMICRO, Universidade Federal do Rio Grande do Sul - UFRGS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, PGMICRO, Universidade Federal do Rio Grande do Sul - UFRGS","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["Instituto de Informatica, PGMICRO, Universidade Federal do Rio Grande do Sul - UFRGS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, PGMICRO, Universidade Federal do Rio Grande do Sul - UFRGS","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":7.793,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.98478396,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.834255576133728},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.7741662859916687},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6331212520599365},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5330943465232849},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5045546293258667},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.502589225769043},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.48568257689476013},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.48370009660720825},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4465324282646179},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.44398248195648193},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4351135492324829},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4298325181007385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40302616357803345},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3690165877342224},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19265666604042053},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17209085822105408},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.1670113205909729},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.1241835355758667}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.834255576133728},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.7741662859916687},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6331212520599365},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5330943465232849},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5045546293258667},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.502589225769043},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.48568257689476013},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.48370009660720825},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4465324282646179},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.44398248195648193},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4351135492324829},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4298325181007385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40302616357803345},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3690165877342224},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19265666604042053},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17209085822105408},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.1670113205909729},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.1241835355758667},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2018.8349668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2018.8349668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1867367403","https://openalex.org/W2058424176","https://openalex.org/W2099569658","https://openalex.org/W2131856990","https://openalex.org/W2281027686","https://openalex.org/W2341095247","https://openalex.org/W2525710088","https://openalex.org/W2582310353","https://openalex.org/W2727153226","https://openalex.org/W3149410719","https://openalex.org/W3201850158","https://openalex.org/W4229995190","https://openalex.org/W6695462253","https://openalex.org/W6703987222","https://openalex.org/W6732537711"],"related_works":["https://openalex.org/W21388859","https://openalex.org/W3046927439","https://openalex.org/W2386355453","https://openalex.org/W2360029815","https://openalex.org/W2895905110","https://openalex.org/W2788911029","https://openalex.org/W2125763413","https://openalex.org/W4234123702","https://openalex.org/W2123076670","https://openalex.org/W2051554409"],"abstract_inverted_index":{"This":[0],"work":[1,55],"intends":[2],"to":[3,15,34,42,48,59,76,89,121,129,143],"overcome":[4],"the":[5,9,21,31,36,61,77,90,94,104,116,138,144,163,169,174,177],"issues":[6],"encountered":[7],"in":[8,69,119],"use":[10],"of":[11,66,80,103,137,155,157,176],"commercial":[12,70],"EDA":[13],"tools":[14],"design":[16,79],"fault-tolerant":[17,51,135],"circuits":[18,68],"based":[19],"on":[20,152],"Triple":[22],"Modular":[23],"Redundancy":[24],"(TMR)":[25],"technique.":[26],"Circuit":[27],"optimizations":[28],"performed":[29,114],"by":[30],"tool":[32],"tend":[33],"remove":[35],"added":[37,75],"redundant":[38],"logic":[39,182],"or":[40],"induce":[41],"apply":[43],"further":[44],"constraints":[45],"that":[46],"lead":[47],"non":[49],"optimal":[50],"designs.":[52],"Thus,":[53],"this":[54],"proposes":[56],"an":[57],"approach":[58,149],"automate":[60],"implementation,":[62],"optimization,":[63],"and":[64,87,134,165,173,184],"verification":[65,178],"TMR":[67,95,101,139,171],"technologies.":[71],"Three":[72],"steps":[73],"are":[74],"front-end":[78],"ASICs.":[81],"First,":[82],"employing":[83],"a":[84,153,158],"post-synthesis":[85],"netlist":[86],"according":[88],"desired":[91],"granularity":[92],"level":[93],"technique":[96],"is":[97,113,127,150],"applied,":[98],"three":[99],"different":[100,170,181],"versions":[102],"circuit":[105,118,140],"can":[106],"be":[107],"implemented":[108],"automatically.":[109],"Afterwards,":[110],"gate":[111],"sizing":[112],"over":[115],"resulting":[117],"order":[120],"improve":[122],"performance.":[123],"Third,":[124],"equivalence":[125],"checking":[126],"used":[128],"verify":[130],"both":[131],"correct":[132],"functionality":[133],"capability":[136],"with":[141,180],"regards":[142],"original":[145],"circuit.":[146,160],"The":[147],"proposed":[148],"employed":[151],"set":[154],"architectures":[156],"case-study":[159],"Results":[161],"show":[162],"area":[164],"performance":[166,185],"overhead":[167],"for":[168],"implementations":[172],"efficiency":[175],"process":[179],"optimization":[183],"optimizations.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}