{"id":"https://openalex.org/W2798801603","doi":"https://doi.org/10.1109/latw.2018.8347236","title":"A flexible stand-alone FPGA-based ATE for ASIC manufacturing tests","display_name":"A flexible stand-alone FPGA-based ATE for ASIC manufacturing tests","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798801603","doi":"https://doi.org/10.1109/latw.2018.8347236","mag":"2798801603"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2018.8347236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2018.8347236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090755943","display_name":"Dion\u00edsio Carvalho","orcid":"https://orcid.org/0000-0001-8511-3896"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dionisio de Carvalho","raw_affiliation_strings":["Department of Electronic Systems, Engineering of the Polytechnic School USP, S\u00e3o Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Engineering of the Polytechnic School USP, S\u00e3o Paulo, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082808465","display_name":"Bruno Sanches","orcid":"https://orcid.org/0000-0002-5717-5800"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bruno Sanches","raw_affiliation_strings":["Department of Electronic Systems, Engineering of the Polytechnic School USP, S\u00e3o Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Engineering of the Polytechnic School USP, S\u00e3o Paulo, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006766701","display_name":"Manoel Carvalho","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. De Carvalho","raw_affiliation_strings":["Department of Electronic Systems Engineering of the Polytechnic School USP, S\u00e3o Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering of the Polytechnic School USP, S\u00e3o Paulo, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021177341","display_name":"Wilhelmus Van Noije","orcid":"https://orcid.org/0000-0002-9010-3083"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wilhelmus Van Noije","raw_affiliation_strings":["Department of Electronic Systems, Engineering of the Polytechnic School USP, S\u00e3o Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Engineering of the Polytechnic School USP, S\u00e3o Paulo, Brazil","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8812,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.67958898,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7890228033065796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7224161028862},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.6745052337646484},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6448777318000793},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.47405359148979187},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45117703080177307},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44609665870666504},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4308074116706848},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.41638198494911194},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.4125223159790039},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4113011360168457},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33628594875335693},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29878538846969604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23851275444030762}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7890228033065796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7224161028862},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.6745052337646484},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6448777318000793},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.47405359148979187},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45117703080177307},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44609665870666504},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4308074116706848},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.41638198494911194},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.4125223159790039},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4113011360168457},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33628594875335693},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29878538846969604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23851275444030762},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2018.8347236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2018.8347236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6100000143051147}],"awards":[],"funders":[{"id":"https://openalex.org/F4320313559","display_name":"CERN","ror":"https://ror.org/01ggx4157"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W246882494","https://openalex.org/W1595368737","https://openalex.org/W1994385331","https://openalex.org/W2113139456","https://openalex.org/W2158223159","https://openalex.org/W2260938252","https://openalex.org/W2316407971","https://openalex.org/W2321565896","https://openalex.org/W2339744713","https://openalex.org/W2736553840","https://openalex.org/W2737090485","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2121694292","https://openalex.org/W1814605437","https://openalex.org/W2116424179","https://openalex.org/W1982569681","https://openalex.org/W2108395592","https://openalex.org/W2120619871","https://openalex.org/W2149724644"],"abstract_inverted_index":{"Technology":[0],"scaling":[1],"made":[2],"possible":[3],"to":[4,11,38,123,152],"increase":[5],"IC":[6],"capabilities":[7],"from":[8],"one":[9],"node":[10],"the":[12,19,80,103,126,130,143,161],"next":[13],"by":[14],"adding":[15],"more":[16],"transistors":[17],"within":[18],"same":[20],"die":[21],"area":[22],"while":[23],"keeping":[24],"a":[25,30,70,84,93,112,121,136,146],"low":[26],"pin":[27],"count.":[28],"As":[29],"consequence,":[31],"test":[32,43,127],"complexity":[33],"increased":[34],"exponentially,":[35],"requiring":[36],"engineers":[37],"use":[39],"not":[40,55],"only":[41],"better":[42],"pattern":[44],"generation":[45],"software,":[46],"but":[47],"also":[48],"powerful":[49],"and":[50,57,63,72,120,139],"expensive":[51],"Automatic-Test-Equipments":[52],"(ATE),":[53],"usually":[54],"viable":[56,140],"accessible":[58],"for":[59,76,145],"small":[60],"fabless":[61],"start-ups":[62],"universities.":[64],"In":[65],"this":[66],"work,":[67],"we":[68],"propose":[69],"low-cost":[71],"flexible":[73],"ATE":[74,108,149],"intended":[75],"manufacturing":[77,155],"tests":[78,156],"of":[79,83,160],"digital":[81],"part":[82],"multi-million":[85],"gate":[86],"industrial":[87],"mixed":[88],"signal":[89],"ASIC":[90],"produced":[91],"in":[92,102,135],"130nm":[94],"technology":[95],"that":[96],"will":[97],"be":[98],"used":[99],"at":[100],"CERN":[101],"ALICE":[104],"experiment.":[105],"The":[106,148],"proposed":[107],"was":[109,150],"built":[110],"upon":[111],"ready-to-use":[113],"platform":[114],"including":[115],"an":[116],"embedded":[117],"ARM-based":[118],"processor":[119],"FPGA":[122],"effectively":[124],"apply":[125],"vectors":[128],"via":[129],"Device-Under-Test":[131],"(DUT)":[132],"scan":[133],"chains":[134],"feasible":[137],"time":[138],"cost":[141],"without":[142],"need":[144],"PC.":[147],"operated":[151],"execute":[153],"in-series":[154],"on":[157],"two":[158],"versions":[159],"SAMPA":[162],"chip,":[163],"allowing":[164],"identifying":[165],"on-silicon":[166],"defects.":[167]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}