{"id":"https://openalex.org/W2798728222","doi":"https://doi.org/10.1109/latw.2018.8347233","title":"Reliability evaluation on interfacing with AXI and AXI-S on Xilinx Zynq-7000 AP-SoC","display_name":"Reliability evaluation on interfacing with AXI and AXI-S on Xilinx Zynq-7000 AP-SoC","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798728222","doi":"https://doi.org/10.1109/latw.2018.8347233","mag":"2798728222"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2018.8347233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2018.8347233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069385208","display_name":"F\u00e1bio Benevenuti","orcid":"https://orcid.org/0000-0002-0996-9470"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fabio Benevenuti","raw_affiliation_strings":["Instituto de Informatica-PGMICRO, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica-PGMICRO, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["Instituto de Informatica-PGMICRO, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica-PGMICRO, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":1.4251,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.81769932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9508000016212463,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9343000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.7784563302993774},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.699617326259613},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6355127692222595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5639340877532959},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5094061493873596},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44930461049079895},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4232715368270874},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20083457231521606},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15803927183151245},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.05482494831085205}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.7784563302993774},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.699617326259613},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6355127692222595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5639340877532959},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5094061493873596},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44930461049079895},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4232715368270874},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20083457231521606},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15803927183151245},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.05482494831085205},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2018.8347233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2018.8347233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2183989252","https://openalex.org/W2464825514","https://openalex.org/W2599607595","https://openalex.org/W3187317723"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W2136581463","https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W2142443274"],"abstract_inverted_index":{"This":[0],"work":[1],"is":[2,91],"set":[3],"in":[4,27],"the":[5,29,55,65,79,85,107,128,132,136,150,165,183],"context":[6],"of":[7,12,38,67,74,87,102,124,152,167,208],"fault":[8,158,200],"tolerance":[9],"and":[10,62,131,135,155,163,187,195],"reliability":[11,123,169,177,181,206],"critical":[13],"cyber-physical":[14],"systems":[15],"(CPS)":[16],"based":[17,92],"on":[18,93,140,160],"state-of-art":[19],"commercial":[20],"off-the-shelf":[21],"(COTS)":[22],"SRAM-based":[23,53,161],"FPGA":[24],"devices":[25,39],"and,":[26,73],"special,":[28],"all":[30],"programmable":[31,49,133],"system-on-chips":[32],"(AP-SoC)":[33],"that":[34,171],"are":[35,60],"a":[36,41],"class":[37],"combining":[40],"general":[42],"purpose":[43],"processing":[44],"system":[45,175],"(PS)":[46],"with":[47,147,203],"custom":[48],"logic":[50,134],"(PL).":[51],"In":[52,118,197],"FPGAs":[54,162],"Single":[56],"Event":[57],"Upsets":[58],"(SEU)":[59],"unavoidable":[61],"may":[63],"alter":[64],"contents":[66],"storage":[68],"elements":[69],"such":[70],"as":[71,100],"flip-flop":[72],"interest":[75],"to":[76],"this":[77,119,198],"work,":[78],"configuration":[80],"memory":[81],"(CRAM).":[82],"We":[83],"analyze":[84,122],"case":[86],"Xilinx":[88],"Zynq-7000,":[89],"which":[90],"multi-core":[94],"ARM":[95,108],"processor":[96,130],"that,":[97],"ultimately,":[98],"provides":[99],"one":[101],"its":[103],"major":[104],"communication":[105,125,188],"interface":[106],"Advanced":[109,114],"Microcontroller":[110],"Bus":[111],"Architecture":[112],"(AMBA)":[113],"eXtensible":[115],"Interface":[116],"(AXI).":[117],"context,":[120],"we":[121,145],"interfaces":[126,189],"between":[127],"embedded":[129],"different":[137,184],"hardware":[138,185],"modules":[139,186],"each":[141,209],"side.":[142],"For":[143],"this,":[144],"deal":[146],"both":[148],"(1)":[149],"development":[151,166],"experimental":[153,193],"procedures":[154,194],"tools":[156],"for":[157],"injection":[159,201],"(2)":[164],"bottom-up":[168],"models":[170],"would":[172],"allow":[173],"estimating":[174],"level":[176],"by":[178],"aggregating":[179],"individual":[180],"from":[182,191],"obtained":[190],"those":[192],"tools.":[196],"scenario,":[199],"contributes":[202],"fine":[204],"grain":[205],"evaluation":[207],"component":[210],"module.":[211]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}