{"id":"https://openalex.org/W2607875811","doi":"https://doi.org/10.1109/latw.2017.7906771","title":"Contrast of a HDL model and COTS version of a microprocessor for soft-error testing","display_name":"Contrast of a HDL model and COTS version of a microprocessor for soft-error testing","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2607875811","doi":"https://doi.org/10.1109/latw.2017.7906771","mag":"2607875811"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2017.7906771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2017.7906771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014943359","display_name":"Jos\u00e9 Isaza-Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-5772-2966"},"institutions":[{"id":"https://openalex.org/I130194489","display_name":"University of Alicante","ror":"https://ror.org/05t8bcz72","country_code":"ES","type":"education","lineage":["https://openalex.org/I130194489"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Isaza-Gonzalez","raw_affiliation_strings":["Department of Computer Technology, University of Alicante, Alicante, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Technology, University of Alicante, Alicante, Spain","institution_ids":["https://openalex.org/I130194489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000867712","display_name":"Alejandro Serrano-Cases","orcid":"https://orcid.org/0000-0001-9794-8495"},"institutions":[{"id":"https://openalex.org/I130194489","display_name":"University of Alicante","ror":"https://ror.org/05t8bcz72","country_code":"ES","type":"education","lineage":["https://openalex.org/I130194489"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alejandro Serrano-Cases","raw_affiliation_strings":["Department of Computer Technology, University of Alicante, Alicante, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Technology, University of Alicante, Alicante, Spain","institution_ids":["https://openalex.org/I130194489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060002265","display_name":"Antonio Mart\u00ednez-\u00c1lvarez","orcid":"https://orcid.org/0000-0002-1500-857X"},"institutions":[{"id":"https://openalex.org/I130194489","display_name":"University of Alicante","ror":"https://ror.org/05t8bcz72","country_code":"ES","type":"education","lineage":["https://openalex.org/I130194489"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Martinez-Alvarez","raw_affiliation_strings":["Department of Computer Technology, University of Alicante, Alicante, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Technology, University of Alicante, Alicante, Spain","institution_ids":["https://openalex.org/I130194489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021296662","display_name":"Sergio Cuenca-Asensi","orcid":"https://orcid.org/0000-0002-5830-6104"},"institutions":[{"id":"https://openalex.org/I130194489","display_name":"University of Alicante","ror":"https://ror.org/05t8bcz72","country_code":"ES","type":"education","lineage":["https://openalex.org/I130194489"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sergio Cuenca-Asensi","raw_affiliation_strings":["Department of Computer Technology, University of Alicante, Alicante, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Technology, University of Alicante, Alicante, Spain","institution_ids":["https://openalex.org/I130194489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067755323","display_name":"H. Guzm\u00e1n-Miranda","orcid":"https://orcid.org/0000-0002-2896-5897"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"H. Guzman-Miranda","raw_affiliation_strings":["Dept. Electronic Engineering, Universidad de Sevilla, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electronic Engineering, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005843085","display_name":"M. A. Aguirre","orcid":"https://orcid.org/0000-0002-9233-3528"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Miguel A. Aguirre","raw_affiliation_strings":["Dept. Electronic Engineering, Universidad de Sevilla, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electronic Engineering, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1462,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49118764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10780","display_name":"Reliability and Maintenance Optimization","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2213","display_name":"Safety, Risk, Reliability and Quality"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.8075433969497681},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7959983348846436},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7404906153678894},{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.7188039422035217},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.718439519405365},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.6574460864067078},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.60765540599823},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.5974578857421875},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5719991326332092},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.522098183631897},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5103983283042908},{"id":"https://openalex.org/keywords/vulnerability","display_name":"Vulnerability (computing)","score":0.4980800151824951},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4719107449054718},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4391497075557709},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.31642618775367737},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25336527824401855},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.22422313690185547},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20815172791481018},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11916497349739075},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.10621240735054016},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08580198884010315}],"concepts":[{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.8075433969497681},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7959983348846436},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7404906153678894},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.7188039422035217},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.718439519405365},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.6574460864067078},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.60765540599823},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.5974578857421875},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5719991326332092},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.522098183631897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5103983283042908},{"id":"https://openalex.org/C95713431","wikidata":"https://www.wikidata.org/wiki/Q631425","display_name":"Vulnerability (computing)","level":2,"score":0.4980800151824951},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4719107449054718},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4391497075557709},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.31642618775367737},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25336527824401855},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.22422313690185547},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20815172791481018},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11916497349739075},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.10621240735054016},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08580198884010315},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2017.7906771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2017.7906771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W67823304","https://openalex.org/W611078108","https://openalex.org/W1527573830","https://openalex.org/W1529638834","https://openalex.org/W1592291771","https://openalex.org/W1991588008","https://openalex.org/W2041969038","https://openalex.org/W2050431855","https://openalex.org/W2062623691","https://openalex.org/W2094253444","https://openalex.org/W2096927458","https://openalex.org/W2099569658","https://openalex.org/W2120051590","https://openalex.org/W2133029931","https://openalex.org/W2133692466","https://openalex.org/W2138861322","https://openalex.org/W2145415173","https://openalex.org/W2148156265","https://openalex.org/W2155887629","https://openalex.org/W2165639089","https://openalex.org/W2169213530","https://openalex.org/W2176741225","https://openalex.org/W2416955034","https://openalex.org/W3149410719","https://openalex.org/W4241417426","https://openalex.org/W6681382439","https://openalex.org/W6682722398"],"related_works":["https://openalex.org/W3018727313","https://openalex.org/W2373958571","https://openalex.org/W1526253314","https://openalex.org/W1864358311","https://openalex.org/W2163463765","https://openalex.org/W2007562802","https://openalex.org/W1994651680","https://openalex.org/W2044069930","https://openalex.org/W4246700523","https://openalex.org/W4379620210"],"abstract_inverted_index":{"Reliability":[0],"evaluation":[1],"of":[2,32,69],"Commercial":[3],"off-the-shelf":[4],"(COTS)":[5],"processors":[6],"against":[7],"faults":[8],"induced":[9],"by":[10],"radiation":[11,22],"is":[12,82,117],"a":[13],"challenging":[14],"problem.":[15],"Some":[16],"alternatives":[17],"have":[18],"been":[19],"proposed":[20],"to":[21,41],"test":[23],"but":[24],"they":[25],"are":[26,64],"very":[27],"time":[28],"consuming":[29],"and":[30,84,90,106],"lack":[31],"the":[33,39,57,67,92,113],"observability":[34],"needed.":[35],"This":[36],"work":[37],"analyses":[38],"possibility":[40],"use":[42],"an":[43],"HDL":[44],"model":[45],"for":[46,86,102],"estimating":[47],"applications":[48],"dependability":[49],"on":[50,75],"Texas":[51],"Instruments":[52],"MSP430":[53],"processor":[54],"early":[55],"in":[56,99,108],"development":[58],"phase.":[59],"Different":[60],"fault":[61],"injection":[62,74],"methods":[63],"used":[65,104],"showing":[66],"advantages":[68],"FPGA":[70],"emulation":[71],"over":[72],"direct":[73],"real":[76],"devices.":[77],"The":[78],"register":[79,89,115],"file":[80,116],"vulnerability":[81],"compared":[83],"analyzed":[85],"each":[87],"individual":[88],"considering":[91],"overall":[93],"resource.":[94],"Results":[95],"show":[96],"significant":[97],"similarities":[98],"error":[100],"rate":[101],"most":[103],"registers":[105],"differences":[107],"estimation":[109],"below":[110],"9%":[111],"when":[112],"entire":[114],"considered.":[118]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
