{"id":"https://openalex.org/W2609050200","doi":"https://doi.org/10.1109/latw.2017.7906769","title":"MINI-ESPADA: A low-cost fully adaptive routing mechanism for Networks-on-Chips","display_name":"MINI-ESPADA: A low-cost fully adaptive routing mechanism for Networks-on-Chips","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2609050200","doi":"https://doi.org/10.1109/latw.2017.7906769","mag":"2609050200"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2017.7906769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2017.7906769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050146701","display_name":"Amir Charif","orcid":"https://orcid.org/0000-0002-4032-6422"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amir Charif","raw_affiliation_strings":["TIMA Laboratory, Universit\u00e9 Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032067628","display_name":"Alexandre Coelho","orcid":"https://orcid.org/0000-0001-8715-849X"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alexandre Coelho","raw_affiliation_strings":["TIMA Laboratory, Universit\u00e9 Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109240766","display_name":"Nacer-Eddine Zergainoh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nacer-Eddine Zergainoh","raw_affiliation_strings":["TIMA Laboratory, Universit\u00e9 Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039513293","display_name":"M. Nicolaidis","orcid":"https://orcid.org/0000-0003-1091-9339"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michael Nicolaidis","raw_affiliation_strings":["TIMA Laboratory, Universit\u00e9 Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0985,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80371002,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.980400025844574,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6934477686882019},{"id":"https://openalex.org/keywords/mechanism","display_name":"Mechanism (biology)","score":0.6379416584968567},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4752371311187744},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.42866918444633484},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34828484058380127}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6934477686882019},{"id":"https://openalex.org/C89611455","wikidata":"https://www.wikidata.org/wiki/Q6804646","display_name":"Mechanism (biology)","level":2,"score":0.6379416584968567},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4752371311187744},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.42866918444633484},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34828484058380127},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2017.7906769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2017.7906769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W88846403","https://openalex.org/W2031718624","https://openalex.org/W2060473521","https://openalex.org/W2086263221","https://openalex.org/W2120052218","https://openalex.org/W2123184444","https://openalex.org/W2129233376","https://openalex.org/W2130183852","https://openalex.org/W2148323349","https://openalex.org/W2544914924","https://openalex.org/W2588060227","https://openalex.org/W4236129841","https://openalex.org/W4236669189","https://openalex.org/W4237091799","https://openalex.org/W4299366117","https://openalex.org/W6603615935","https://openalex.org/W6648697037","https://openalex.org/W6818116350"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382997850","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2154356865"],"abstract_inverted_index":{"With":[0],"NoCs":[1,43],"(Networks-on-Chips)":[2],"becoming":[3],"a":[4,12,32,78,137,143],"central":[5],"part":[6],"of":[7,15,54,94,112,128,160],"today's":[8],"many-core":[9],"systems,":[10],"ensuring":[11],"good":[13],"level":[14,20],"performance":[16,81,139],"at":[17,77],"the":[18,64,92,113,126,150,157],"routing":[19,40],"has":[21],"never":[22],"been":[23],"so":[24],"crucial.":[25],"In":[26,86,134],"previous":[27],"works,":[28],"we":[29,89,141],"have":[30],"introduced":[31],"novel":[33],"method":[34],"for":[35,42,68,100],"designing":[36],"fully":[37],"adaptive":[38],"deadlock-free":[39],"algorithms":[41],"called":[44],"ESPADA":[45,129],"(EScape":[46],"PAths":[47],"with":[48,147],"Dynamic":[49],"channel":[50],"Acquisition).":[51],"The":[52],"strength":[53],"our":[55],"approach":[56,96],"lies":[57],"in":[58],"its":[59,98],"ability":[60],"to":[61,106,130,136,149],"simultaneously":[62],"utilize":[63],"available":[65,121],"virtual":[66,161],"channels":[67],"throughput":[69],"enhancement":[70],"and":[71,97,153],"deadlock-avoidance,":[72],"thereby":[73],"enabling":[74],"high-coverage":[75],"fault-tolerance":[76],"much":[79],"higher":[80,132],"than":[82],"state-of-the":[83],"art":[84],"techniques.":[85],"this":[87,95],"paper,":[88],"further":[90],"highlight":[91],"potentials":[93],"suitability":[99],"low-cost":[101],"designs,":[102],"by":[103],"using":[104,156],"it":[105],"build":[107],"MINI-ESPADA,":[108],"an":[109],"enhanced":[110],"version":[111],"popular":[114],"DyXY":[115,154],"algorithm":[116],"that":[117],"routes":[118],"packets":[119],"following":[120],"minimal":[122],"paths":[123],"while":[124],"exploiting":[125],"properties":[127],"offer":[131],"throughput.":[133],"addition":[135],"significant":[138],"improvement,":[140],"report":[142],"negligible":[144],"area":[145],"overhead":[146],"respects":[148],"classic":[151],"XY":[152],"when":[155],"same":[158],"number":[159],"channels.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}