{"id":"https://openalex.org/W2608323989","doi":"https://doi.org/10.1109/latw.2017.7906763","title":"SEU impact in processor's control-unit: Preliminary results obtained for LEON3 soft-core","display_name":"SEU impact in processor's control-unit: Preliminary results obtained for LEON3 soft-core","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2608323989","doi":"https://doi.org/10.1109/latw.2017.7906763","mag":"2608323989"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2017.7906763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2017.7906763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026538301","display_name":"Thierry Bonnoit","orcid":"https://orcid.org/0000-0001-5011-1102"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Thierry Bonnoit","raw_affiliation_strings":["TIMA, CNRS, Grenoble, France","TIMA, Univ. Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, CNRS, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032067628","display_name":"Alexandre Coelho","orcid":"https://orcid.org/0000-0001-8715-849X"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alexandre Coelho","raw_affiliation_strings":["TIMA, CNRS, Grenoble, France","TIMA, Univ. Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, CNRS, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109240766","display_name":"Nacer-Eddine Zergainoh","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nacer-Eddine Zergainoh","raw_affiliation_strings":["TIMA, CNRS, Grenoble, France","TIMA, Univ. Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, CNRS, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018591544","display_name":"Raoul Velazco","orcid":"https://orcid.org/0000-0002-0902-0783"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Raoul Velazco","raw_affiliation_strings":["TIMA, CNRS, Grenoble, France","TIMA, Univ. Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, CNRS, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2924,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.58323487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8616914749145508},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.7753916382789612},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.6442852020263672},{"id":"https://openalex.org/keywords/upset","display_name":"Upset","score":0.6395870447158813},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6264935731887817},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.6210432052612305},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5866012573242188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.554462194442749},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.528171956539154},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49831390380859375},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.45258957147598267},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.4442480802536011},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3490017056465149},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2963857054710388},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25883758068084717},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25478285551071167},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.253667414188385},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2350432276725769},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.22165361046791077},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1902315616607666},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17300298810005188},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08403313159942627}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8616914749145508},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.7753916382789612},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.6442852020263672},{"id":"https://openalex.org/C2778002589","wikidata":"https://www.wikidata.org/wiki/Q2406791","display_name":"Upset","level":2,"score":0.6395870447158813},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6264935731887817},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.6210432052612305},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5866012573242188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.554462194442749},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.528171956539154},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49831390380859375},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.45258957147598267},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.4442480802536011},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3490017056465149},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2963857054710388},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25883758068084717},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25478285551071167},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.253667414188385},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2350432276725769},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.22165361046791077},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1902315616607666},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17300298810005188},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08403313159942627},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2017.7906763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2017.7906763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1935014183","https://openalex.org/W2004979398","https://openalex.org/W2028687031","https://openalex.org/W2042535349","https://openalex.org/W2051614723","https://openalex.org/W2053166527","https://openalex.org/W2062057212","https://openalex.org/W2096692505","https://openalex.org/W2098867093","https://openalex.org/W2104122494","https://openalex.org/W2107384596","https://openalex.org/W2113626924","https://openalex.org/W2121052741","https://openalex.org/W2121395914","https://openalex.org/W2143242007","https://openalex.org/W2152652532","https://openalex.org/W2167950192","https://openalex.org/W2169213530","https://openalex.org/W2539498163","https://openalex.org/W2545452358","https://openalex.org/W2594660560"],"related_works":["https://openalex.org/W2102538861","https://openalex.org/W1523508240","https://openalex.org/W2622269177","https://openalex.org/W2086616086","https://openalex.org/W2978528242","https://openalex.org/W2165400042","https://openalex.org/W2160088500","https://openalex.org/W3208260600","https://openalex.org/W2012451149","https://openalex.org/W3097930358"],"abstract_inverted_index":{"The":[0,26],"miniaturization":[1],"issues":[2],"from":[3],"the":[4,13,35,42,52,59,69,72,78,92,109],"advanced":[5],"integrated":[6],"circuit":[7],"manufacturing":[8],"technologies":[9],"lead":[10],"to":[11,33,51],"increase":[12],"probabilities":[14],"of":[15,23,28,44,54,62,71,94,112],"single":[16,46,56],"node":[17],"upset":[18],"and":[19,47,97,107],"multiple":[20,48],"upsets":[21],"errors":[22,49],"neighbor":[24],"nodes.":[25],"study":[27,43],"such":[29,45,65],"conjecture":[30],"is":[31,81,117],"mandatory":[32],"specify":[34],"protection":[36],"requirements.":[37],"This":[38],"paper":[39],"deals":[40],"with":[41,86],"due":[50],"impact":[53],"a":[55],"particle":[57],"in":[58],"control":[60,110],"unit":[61],"complex":[63],"devices":[64],"as":[66],"processors.":[67],"Because":[68],"layout":[70],"studied":[73],"device":[74],"cannot":[75],"be":[76],"anticipated,":[77],"node's":[79],"neighborhood":[80],"thus":[82],"unknown.":[83],"To":[84],"deal":[85],"this":[87,89],"issue,":[88],"work":[90],"presents":[91],"results":[93],"both":[95],"exhaustive":[96],"random":[98],"fault-injection":[99],"experiments":[100],"performed":[101],"at":[102],"register":[103],"transfer":[104],"level":[105],"(RTL)":[106],"targeting":[108],"bits":[111],"LEON3":[113],"processor.":[114],"Fault":[115],"injection":[116,125],"achieved":[118],"by":[119],"means":[120],"an":[121],"automatic":[122],"netlist":[123],"fault":[124],"tool":[126],"called":[127],"NETFI-2.":[128]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}