{"id":"https://openalex.org/W2608179785","doi":"https://doi.org/10.1109/latw.2017.7906742","title":"Fault injection methodology for single event effects on clock-gated ASICs","display_name":"Fault injection methodology for single event effects on clock-gated ASICs","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2608179785","doi":"https://doi.org/10.1109/latw.2017.7906742","mag":"2608179785"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2017.7906742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2017.7906742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028116175","display_name":"Luis Alberto Contreras Benites","orcid":"https://orcid.org/0000-0002-0989-6371"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luis Alberto Contreras Benites","raw_affiliation_strings":["Instituto de Inform\u00e1tica, PGMICRO, Universidade Federal do Rio Grande do Sul - UFRGS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, PGMICRO, Universidade Federal do Rio Grande do Sul - UFRGS","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]},{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["Instituto de Inform\u00e1tica, PGMICRO, Universidade Federal do Rio Grande do SuI - UFRGS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, PGMICRO, Universidade Federal do Rio Grande do SuI - UFRGS","institution_ids":["https://openalex.org/I126460647","https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5168,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78321618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7238155603408813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6442856788635254},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.606383740901947},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6002901792526245},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5436796545982361},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5328859090805054},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5089247226715088},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.49147284030914307},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.47840580344200134},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47151315212249756},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.46205607056617737},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4521777629852295},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44915878772735596},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.44884759187698364},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4330587089061737},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.4287528097629547},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42696359753608704},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4187674820423126},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41013622283935547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3855750560760498},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.3826410174369812},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3708319664001465},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.34505635499954224},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3343096673488617},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.32587724924087524},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.2829122841358185},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2529076933860779},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22250309586524963},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1501041054725647},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11507990956306458}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7238155603408813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6442856788635254},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.606383740901947},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6002901792526245},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5436796545982361},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5328859090805054},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5089247226715088},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.49147284030914307},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.47840580344200134},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47151315212249756},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.46205607056617737},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4521777629852295},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44915878772735596},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.44884759187698364},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4330587089061737},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.4287528097629547},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42696359753608704},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4187674820423126},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41013622283935547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3855750560760498},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.3826410174369812},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3708319664001465},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.34505635499954224},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3343096673488617},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.32587724924087524},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.2829122841358185},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2529076933860779},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22250309586524963},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1501041054725647},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11507990956306458},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2017.7906742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2017.7906742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th IEEE Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W14433888","https://openalex.org/W93254854","https://openalex.org/W2027557366","https://openalex.org/W2048335935","https://openalex.org/W2053694013","https://openalex.org/W2076941902","https://openalex.org/W2099569658","https://openalex.org/W2169213530","https://openalex.org/W3149410719"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2416253771","https://openalex.org/W2998118341","https://openalex.org/W2498204369","https://openalex.org/W4242912623","https://openalex.org/W2993028905","https://openalex.org/W2543290882","https://openalex.org/W2110396545","https://openalex.org/W2366772698"],"abstract_inverted_index":{"The":[0,20,59],"power":[1,31],"density":[2],"of":[3,14,40,47,53,61,79,121],"integrated":[4,35],"circuits":[5],"increases":[6],"with":[7,128],"the":[8,12,29,38,45,48,51,73,83,111,119,124,129,133],"technology":[9],"scaling,":[10],"so":[11],"need":[13],"implementing":[15],"low-power":[16],"designs":[17,81],"is":[18,24,64,107],"increasing.":[19],"clock":[21],"gating":[22],"technique":[23],"typically":[25],"employed":[26],"to":[27,65,71,75,109],"reduce":[28],"dynamic":[30],"consumption":[32],"in":[33,50,69],"digital":[34],"circuits.":[36],"However,":[37],"use":[39],"this":[41,62],"approach":[42],"could":[43],"affect":[44],"reliability":[46],"device":[49],"presence":[52],"soft":[54],"errors":[55],"caused":[56],"by":[57],"radiation.":[58],"objective":[60],"work":[63],"propose":[66],"a":[67],"methodology":[68],"order":[70],"find":[72],"susceptibility":[74],"single":[76],"event":[77],"effects":[78],"clock-gated":[80,99],"using":[82,123],"standard":[84,88],"design":[85],"flow":[86],"for":[87,98,118],"cell":[89],"ASIC.":[90],"A":[91,101],"novel":[92],"fault":[93],"injection":[94],"structure":[95],"was":[96],"developed":[97],"flip-flops.":[100],"case":[102],"study":[103],"10-bit":[104],"counter":[105],"circuit":[106],"used":[108],"apply":[110],"proposed":[112],"methodology.":[113],"Gate-level":[114],"simulations":[115],"are":[116],"performed":[117],"analysis":[120],"susceptibility,":[122],"generated":[125],"netlist":[126],"along":[127],"delays":[130],"extracted":[131],"from":[132],"logic":[134],"synthesis.":[135]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}