{"id":"https://openalex.org/W2409005280","doi":"https://doi.org/10.1109/latw.2016.7483366","title":"Dependable on-chip infrastructure for dependable MPSOCs","display_name":"Dependable on-chip infrastructure for dependable MPSOCs","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2409005280","doi":"https://doi.org/10.1109/latw.2016.7483366","mag":"2409005280"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2016.7483366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2016.7483366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058173647","display_name":"Michael A. Kochte","orcid":"https://orcid.org/0000-0002-1228-3402"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael A. Kochte","raw_affiliation_strings":["ITI, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITI, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["ITI, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITI, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"183","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.9267128705978394},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.88556307554245},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7146822810173035},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6873179078102112},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6682223677635193},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.617345929145813},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5409657955169678},{"id":"https://openalex.org/keywords/instrumentation","display_name":"Instrumentation (computer programming)","score":0.5001070499420166},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.22394785284996033},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17265844345092773}],"concepts":[{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.9267128705978394},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.88556307554245},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7146822810173035},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6873179078102112},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6682223677635193},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.617345929145813},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5409657955169678},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.5001070499420166},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.22394785284996033},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17265844345092773},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2016.7483366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2016.7483366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W112790669","https://openalex.org/W1492283300","https://openalex.org/W1605172130","https://openalex.org/W1792362277","https://openalex.org/W1952179466","https://openalex.org/W1965393465","https://openalex.org/W1978537575","https://openalex.org/W1983320508","https://openalex.org/W1997823608","https://openalex.org/W2004363858","https://openalex.org/W2004467081","https://openalex.org/W2028245341","https://openalex.org/W2033041531","https://openalex.org/W2040760679","https://openalex.org/W2075986680","https://openalex.org/W2081252783","https://openalex.org/W2091276370","https://openalex.org/W2096634353","https://openalex.org/W2103468612","https://openalex.org/W2107029536","https://openalex.org/W2123072391","https://openalex.org/W2132881562","https://openalex.org/W2142308491","https://openalex.org/W2142310917","https://openalex.org/W2143180464","https://openalex.org/W2145071552","https://openalex.org/W2154685787","https://openalex.org/W2161957517","https://openalex.org/W2218368839","https://openalex.org/W2403604573","https://openalex.org/W2433327602","https://openalex.org/W2484367995","https://openalex.org/W2488840765","https://openalex.org/W3140239545","https://openalex.org/W6657495859","https://openalex.org/W6669168390","https://openalex.org/W6678015086","https://openalex.org/W6722521328"],"related_works":["https://openalex.org/W2058450550","https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2092587530","https://openalex.org/W2113449380","https://openalex.org/W3146394219","https://openalex.org/W2012131147"],"abstract_inverted_index":{"Today's":[0],"MPSOCs":[1],"employ":[2],"complex":[3],"on-chip":[4],"infrastructure":[5,56],"and":[6,13,18,25,32,82,84,95],"instrumentation":[7],"for":[8,57,87,98],"efficient":[9,33],"test,":[10,81],"debug,":[11],"diagnosis,":[12],"post-silicon":[14],"validation,":[15],"reliability":[16],"management":[17],"maintenance":[19],"in":[20],"the":[21,53,58,61,65],"field,":[22],"or":[23],"monitoring":[24],"calibration":[26],"during":[27],"operation.":[28],"To":[29],"enable":[30],"flexible":[31],"access":[34],"to":[35],"such":[36],"instrumentation,":[37],"reconfigurable":[38],"scan":[39],"networks":[40],"(RSNs)":[41],"as":[42],"recently":[43],"standardized":[44],"by":[45],"IEEE":[46],"Std":[47],"1687":[48],"can":[49],"be":[50,69],"used.":[51],"Given":[52],"importance":[54,86],"of":[55,60,77],"dependability":[59,75],"whole":[62],"MPSOC,":[63],"however,":[64],"RSN":[66],"itself":[67],"must":[68],"highly":[70],"dependable.":[71],"This":[72],"paper":[73],"addresses":[74],"issues":[76],"RSNs":[78],"including":[79],"verification,":[80],"security,":[83],"their":[85],"dependable":[88],"MPSOCs.":[89],"First":[90],"research":[91],"results":[92],"are":[93,101],"summarized,":[94],"open":[96],"questions":[97],"future":[99],"work":[100],"highlighted.":[102]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}