{"id":"https://openalex.org/W1524675933","doi":"https://doi.org/10.1109/latw.2015.7102522","title":"Using only redundant modules with approximate logic to reduce drastically area overhead in TMR","display_name":"Using only redundant modules with approximate logic to reduce drastically area overhead in TMR","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W1524675933","doi":"https://doi.org/10.1109/latw.2015.7102522","mag":"1524675933"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2015.7102522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2015.7102522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 16th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004073826","display_name":"Iuri A. C. Gomes","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Iuri A. C. Gomes","raw_affiliation_strings":["Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Porto Alegre, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076835601","display_name":"Mayler G. A. Martins","orcid":"https://orcid.org/0000-0002-2848-2190"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mayler Martins","raw_affiliation_strings":["Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Porto Alegre, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre Reis","raw_affiliation_strings":["Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Porto Alegre, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Porto Alegre, Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004073826"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":1.1837,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.80707869,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6620526313781738},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.649226188659668},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6404768824577332},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6358237266540527},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.48043227195739746},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47339117527008057},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4302467107772827},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4226398468017578},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35818248987197876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33870357275009155},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18940788507461548},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0938061773777008}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6620526313781738},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.649226188659668},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6404768824577332},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6358237266540527},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.48043227195739746},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47339117527008057},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4302467107772827},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4226398468017578},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35818248987197876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33870357275009155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18940788507461548},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0938061773777008},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2015.7102522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2015.7102522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 16th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1987060010","https://openalex.org/W1996431812","https://openalex.org/W2015987974","https://openalex.org/W2028017029","https://openalex.org/W2079342677","https://openalex.org/W2099569658","https://openalex.org/W2099814721","https://openalex.org/W2115827751","https://openalex.org/W2123000916","https://openalex.org/W2141068710","https://openalex.org/W2542668855","https://openalex.org/W3149410719"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W4210531477","https://openalex.org/W2603119174","https://openalex.org/W3206195470","https://openalex.org/W2491217195","https://openalex.org/W2046926633"],"abstract_inverted_index":{"The":[0,118],"use":[1,53,78,100],"of":[2,31,79,115,175,183],"Triple":[3],"Modular":[4],"Redundancy":[5],"(TMR)":[6],"with":[7,151],"majority":[8],"voters":[9],"can":[10,52,163,189],"guarantee":[11],"full":[12],"single":[13],"fault":[14,49,135,144,173,186],"masking":[15,188],"coverage":[16,174,187],"for":[17],"a":[18,27,101,143],"given":[19],"circuit":[20],"against":[21],"transient":[22],"faults.":[23],"However,":[24],"it":[25],"presents":[26],"minimum":[28],"area":[29,42,66,93,161,184],"overhead":[30,43,94,162],"200%":[32,167],"compared":[33,67],"to":[34,40,58,68,84,90,96,105,110,131,149,168],"the":[35,48,69,77,86,92,112,133,138],"original":[36,70],"circuit.":[37],"In":[38,72],"order":[39,89],"reduce":[41,91],"drastically":[44],"without":[45],"compromising":[46],"significantly":[47],"coverage,":[50],"TMR":[51,87],"approximated":[54],"logic":[55,82,152],"circuits":[56,119],"approach":[57],"generate":[59],"redundant":[60],"modules":[61,83],"that":[62,160],"are":[63,120,140],"optimized":[64],"in":[65,88,122],"module.":[71],"this":[73],"work,":[74],"we":[75,126],"propose":[76],"only":[80],"approximate":[81,107,116],"compose":[85],"close":[95],"zero":[97],"percent.":[98],"We":[99],"boolean":[102],"factoration":[103],"method":[104],"compute":[106],"functions":[108],"and":[109,125,154,170],"select":[111],"best":[113],"combinations":[114],"logic.":[117],"implemented":[121],"complex":[123],"gates":[124],"employ":[127],"structural":[128],"reorder":[129],"techniques":[130],"target":[132],"highest":[134],"coverage.":[136],"All":[137],"tests":[139],"done":[141],"using":[142],"injection":[145],"tool":[146],"designed":[147],"specifically":[148],"cope":[150],"gate":[153],"transistor":[155],"description":[156],"level.":[157],"Results":[158],"show":[159],"be":[164],"reduced":[165],"from":[166],"120%":[169],"still":[171],"reaching":[172,181],"more":[176],"than":[177],"95%.":[178],"And":[179],"when":[180],"0%":[182],"overhead,":[185],"reach":[190],"75%.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}