{"id":"https://openalex.org/W1929493352","doi":"https://doi.org/10.1109/latw.2015.7102500","title":"FPGA redundancy recovery based on partial bitstreams for multiple partitions","display_name":"FPGA redundancy recovery based on partial bitstreams for multiple partitions","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W1929493352","doi":"https://doi.org/10.1109/latw.2015.7102500","mag":"1929493352"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2015.7102500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2015.7102500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 16th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075323167","display_name":"Victor M. Goncalves Martins","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR","PT"],"is_corresponding":true,"raw_author_name":"Victor M. Goncalves Martins","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Federal University of Santa Catarina, Florian\u00f3polis, Santa Catarina, Brazil","Electronic System Design and Automation - INESC-ID, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Federal University of Santa Catarina, Florian\u00f3polis, Santa Catarina, Brazil","institution_ids":["https://openalex.org/I4104125"]},{"raw_affiliation_string":"Electronic System Design and Automation - INESC-ID, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063598984","display_name":"Jo\ufffd\u00e3o Gabriel Reis","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Joao Gabriel Reis","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Federal University of Santa Catarina, Florian\u00f3polis, Santa Catarina, Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Federal University of Santa Catarina, Florian\u00f3polis, Santa Catarina, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081585341","display_name":"Horacio C. C. Netoy","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Horacio C. C. Netoy","raw_affiliation_strings":["Electronic System Design and Automation - INESC-ID, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Electronic System Design and Automation - INESC-ID, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002595177","display_name":"Eduardo Augusto Bezerra","orcid":"https://orcid.org/0000-0002-2191-6064"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Augusto Bezerra","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Federal University of Santa Catarina, Florian\u00f3polis, Santa Catarina, Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Federal University of Santa Catarina, Florian\u00f3polis, Santa Catarina, Brazil","institution_ids":["https://openalex.org/I4104125"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075323167"],"corresponding_institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4104125"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05058893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7655664682388306},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6038163900375366},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5806226134300232},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.531245231628418},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.4994008541107178},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4767518937587738},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3742550015449524},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23110204935073853},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17618504166603088},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13292095065116882}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7655664682388306},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6038163900375366},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5806226134300232},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.531245231628418},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.4994008541107178},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4767518937587738},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3742550015449524},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23110204935073853},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17618504166603088},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13292095065116882},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/latw.2015.7102500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2015.7102500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 16th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.727.4630","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.727.4630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.lisha.ufsc.br/pub/Martins_LATS_2015.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1653076318","https://openalex.org/W2001877200","https://openalex.org/W2096191509","https://openalex.org/W2111840508","https://openalex.org/W2119747185","https://openalex.org/W2128055202","https://openalex.org/W2135638506"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W2544043553","https://openalex.org/W4311839959","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W2797678940"],"abstract_inverted_index":{"The":[0,101],"<italic":[1,50,66,74,90],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[2,51,67,75,91],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Triple":[3],"Modular":[4],"Redundancy</i>":[5],"(TMR)":[6],"strategy":[7],"is":[8,118],"a":[9,15,26,44,59,106],"common":[10],"and":[11,55],"good":[12],"option":[13],"for":[14,78],"system":[16],"to":[17,48,85,120],"recover":[18],"from":[19],"possible":[20,119],"faults.":[21],"However,":[22],"in":[23,29,58,88,109],"case":[24],"of":[25,113],"permanent":[27],"fault":[28],"the":[30,33,65,110,114,123],"TMR":[31,60,124],"hardware,":[32],"redundancy":[34],"advantage":[35],"can":[36],"be":[37],"destroyed.":[38],"In":[39],"this":[40],"paper,":[41],"we":[42],"present":[43],"low":[45],"cost":[46],"solution":[47],"enable":[49],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Fault":[52],"Detection,":[53],"Isolation":[54],"Recovery</i>":[56],"(FDIR)":[57],"system.":[61],"Our":[62],"methodology":[63],"uses":[64],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Assisted":[68],"Design":[69],"Flow</i>":[70],"(ADF)":[71],"that":[72,104],"implements":[73],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Partial":[76],"Bitstream":[77],"Multiple":[79],"Partitions</i>":[80,93],"(PB4MP).":[81],"This":[82],"method":[83],"allows":[84],"relocate":[86],"modules":[87],"different":[89],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Reconfigurable":[92],"(RPs)":[94],"using":[95],"only":[96],"one":[97],"bitstream":[98],"per":[99],"module.":[100],"results":[102],"show":[103],"with":[105],"minor":[107],"increase":[108,121],"program":[111],"memory":[112],"digital":[115],"design,":[116],"it":[117],"considerably":[122],"availability.":[125]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}