{"id":"https://openalex.org/W2106409468","doi":"https://doi.org/10.1109/latw.2015.7102411","title":"Virtual reconfigurable scan-chains on FPGAs for optimized board test","display_name":"Virtual reconfigurable scan-chains on FPGAs for optimized board test","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W2106409468","doi":"https://doi.org/10.1109/latw.2015.7102411","mag":"2106409468"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2015.7102411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2015.7102411","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 16th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021757495","display_name":"Igor Aleksejev","orcid":"https://orcid.org/0000-0001-5931-0167"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Igor Aleksejev","raw_affiliation_strings":["Dept. of Comp Engineering, Tallinn Univ. of Technology, Tallinn, Estonia","Tallinn University of Technology, Tallinn , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Comp Engineering, Tallinn Univ. of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Tallinn , Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054970559","display_name":"Sergei Devadze","orcid":"https://orcid.org/0000-0001-7445-3801"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sergei Devadze","raw_affiliation_strings":["Testonica Lab O\u00dc, Tallinn, Estonia","Testonica Lab OU, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Testonica Lab O\u00dc, Tallinn, Estonia","institution_ids":[]},{"raw_affiliation_string":"Testonica Lab OU, Tallinn, Estonia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059021602","display_name":"Artur Jutman","orcid":"https://orcid.org/0000-0002-2018-5589"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Artur Jutman","raw_affiliation_strings":["Testonica Lab O\u00dc, Tallinn, Estonia","Testonica Lab OU, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Testonica Lab O\u00dc, Tallinn, Estonia","institution_ids":[]},{"raw_affiliation_string":"Testonica Lab OU, Tallinn, Estonia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028380153","display_name":"Konstantin Shibin","orcid":"https://orcid.org/0000-0002-8041-1779"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Konstantin Shibin","raw_affiliation_strings":["Dept. of Comp Engineering, Tallinn Univ. of Technology, Tallinn, Estonia","Tallinn University of Technology, Tallinn , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Comp Engineering, Tallinn Univ. of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Tallinn , Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8505048751831055},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.8170862197875977},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6470617651939392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6418920755386353},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6070793867111206},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6040600538253784},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5830920934677124},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5758484601974487},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.50201416015625},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4311743378639221},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4131196439266205},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.3482974171638489},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22595259547233582},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14698496460914612},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07128414511680603}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8505048751831055},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.8170862197875977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6470617651939392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6418920755386353},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6070793867111206},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6040600538253784},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5830920934677124},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5758484601974487},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.50201416015625},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4311743378639221},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4131196439266205},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.3482974171638489},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22595259547233582},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14698496460914612},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07128414511680603},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2015.7102411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2015.7102411","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 16th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1971688816","https://openalex.org/W2016977576","https://openalex.org/W2028504835","https://openalex.org/W2054043921","https://openalex.org/W2105943941","https://openalex.org/W2120106215","https://openalex.org/W2152533296","https://openalex.org/W2166632412","https://openalex.org/W2187267843","https://openalex.org/W4254377473","https://openalex.org/W6663987487","https://openalex.org/W6675627336"],"related_works":["https://openalex.org/W2789883751","https://openalex.org/W2147986372","https://openalex.org/W1979305473","https://openalex.org/W2274367941","https://openalex.org/W2075356617","https://openalex.org/W2074302528","https://openalex.org/W2160753176","https://openalex.org/W4253246424","https://openalex.org/W2520108610","https://openalex.org/W2129020400"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,30,54,129],"method":[4,101],"for":[5,33,74,91],"optimization":[6],"of":[7,13,22,40,58,106],"board-level":[8],"scan-test":[9],"with":[10,137],"the":[11,26,38,70,85,95,99,104,117],"help":[12],"reconfigurable":[14],"scan-chains":[15],"(RSCs)":[16],"implemented":[17,80],"in":[18,135],"programmable":[20],"logic":[21,88],"FPGA.":[23],"Despite":[24],"that":[25,63,116],"RSC":[27,41,82],"concept":[28],"is":[29,89,97],"well-known":[31],"solution":[32],"scan-based":[34],"test":[35,72,96,132],"time":[36,133],"reduction,":[37],"usage":[39],"may":[42],"lead":[43],"to":[44],"un-acceptable":[45],"hardware":[46],"overhead.":[47],"In":[48],"our":[49],"work,":[50],"we":[51],"are":[52,66],"targeting":[53],"completely":[55],"new":[56],"approach":[57],"exploiting":[59],"on-board":[60],"FPGA":[61,87],"resources":[62],"being":[64],"unconfigured":[65],"typically":[67],"available":[68,125],"during":[69],"manufacturing":[71],"phase":[73],"carrying":[75],"out":[76],"tests":[77],"using":[78],"temporarily":[79],"virtual":[81,119],"structures.":[83],"As":[84],"allocated":[86],"re-claimed":[90],"functional":[92],"use":[93],"after":[94],"finished,":[98],"presented":[100],"delivers":[102],"all":[103,124],"advantages":[105],"RSCs":[107,120],"at":[108],"no":[109],"extra":[110],"HW":[111],"cost.":[112],"Experimental":[113],"results":[114],"show":[115],"proposed":[118],"can":[121],"fit":[122],"into":[123],"commercial":[126],"FPGAs":[127],"providing":[128],"significant":[130],"overall":[131],"reduction":[134],"comparison":[136],"traditional":[138],"Boundary":[139],"Scan":[140],"approach.":[141]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}