{"id":"https://openalex.org/W1575423381","doi":"https://doi.org/10.1109/latw.2015.7102404","title":"Test set generation almost for free using a run-time FPGA reconfiguration technique","display_name":"Test set generation almost for free using a run-time FPGA reconfiguration technique","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W1575423381","doi":"https://doi.org/10.1109/latw.2015.7102404","mag":"1575423381"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2015.7102404","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2015.7102404","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 16th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://biblio.ugent.be/publication/5836100/file/6872831.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037198657","display_name":"Alexandra Kourfali","orcid":"https://orcid.org/0000-0003-3430-1007"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Alexandra Kourfali","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University, Ghent, Belgium","Ghent University, B-9000, Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Ghent University, B-9000, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University, Ghent, Belgium","Ghent University, B-9000, Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Ghent University, B-9000, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037198657"],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":0.333,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58060026,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7925073504447937},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7338988780975342},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7130926251411438},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7122759819030762},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6379529237747192},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6241203546524048},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6192046403884888},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5899254083633423},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.4847528636455536},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.44438180327415466},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4178179204463959},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3338022232055664},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14493584632873535}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7925073504447937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7338988780975342},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7130926251411438},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7122759819030762},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6379529237747192},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6241203546524048},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6192046403884888},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5899254083633423},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.4847528636455536},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.44438180327415466},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4178179204463959},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3338022232055664},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14493584632873535},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/latw.2015.7102404","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2015.7102404","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 16th Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:5836100","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-5836100","pdf_url":"https://biblio.ugent.be/publication/5836100/file/6872831.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 978-1-4673-6710-3","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:archive.ugent.be:5836100","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-5836100","pdf_url":"https://biblio.ugent.be/publication/5836100/file/6872831.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 978-1-4673-6710-3","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320327336","display_name":"Vlaamse regering","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1575423381.pdf","grobid_xml":"https://content.openalex.org/works/W1575423381.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W112905984","https://openalex.org/W1555374769","https://openalex.org/W2005602803","https://openalex.org/W2025907248","https://openalex.org/W2033589075","https://openalex.org/W2044069930","https://openalex.org/W2090193813","https://openalex.org/W2119280572","https://openalex.org/W2145233434","https://openalex.org/W2149583371","https://openalex.org/W2164363068","https://openalex.org/W2989364934","https://openalex.org/W4285719527","https://openalex.org/W6604547575"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W2021253405","https://openalex.org/W2323083271","https://openalex.org/W2570882127","https://openalex.org/W1991935474","https://openalex.org/W2091533492","https://openalex.org/W2408214455","https://openalex.org/W1953724919"],"abstract_inverted_index":{"The":[0,115],"most":[1],"important":[2],"step":[3],"in":[4,36,55,89,156,191],"the":[5,12,21,33,37,63,70,74,91,100,124,127,139,164,167],"final":[6],"testing":[7,14],"of":[8,15,23,73,129,142,166,178,183],"fabricated":[9],"ASICs":[10],"or":[11],"functional":[13],"ASIC":[16],"and":[17,68,111,159,188],"FPGA":[18,67],"designs":[19],"is":[20,29,44,51],"generation":[22],"a":[24,109,112],"complete":[25],"test":[26],"set":[27],"that":[28],"able":[30],"to":[31,77,85,103,106,144,172,180],"find":[32],"possible":[34],"errors":[35],"design.":[38,114],"Automatic":[39,148],"Test":[40,149],"Pattern":[41,150],"Generation":[42],"(ATPG)":[43],"often":[45],"done":[46],"by":[47,61,121],"fault":[48],"simulation":[49],"which":[50,93],"very":[52,153],"time-consuming.":[53],"Speed-ups":[54],"this":[56,135],"process":[57],"can":[58,118],"be":[59,86,104,119],"achieved":[60],"emulating":[62],"design":[64,101],"on":[65],"an":[66,146],"using":[69],"actual":[71],"speed":[72],"hardware":[75],"implementation":[76],"run":[78],"proposed":[79],"tests.":[80],"However,":[81],"faults":[82],"then":[83],"have":[84],"actually":[87],"built":[88],"into":[90],"design,":[92,125],"induces":[94],"area":[95,116,158,186],"overhead":[96,117,155],"as":[97],"(part":[98],"of)":[99],"has":[102],"duplicated":[105],"introduce":[107],"both":[108,157],"faulty":[110],"correct":[113],"mitigated":[120],"run-time":[122],"reconfiguring":[123],"at":[126],"expense":[128],"large":[130],"reconfiguration":[131,141],"time":[132],"overheads.":[133],"In":[134],"paper,":[136],"we":[137,175],"leverage":[138],"parameterised":[140],"FPGAs":[143],"create":[145],"efficient":[147],"Generator":[151],"with":[152],"low":[154],"time.":[160],"Experimental":[161],"results":[162],"demonstrate":[163],"practicality":[165],"new":[168],"technique":[169],"as,":[170],"compared":[171],"conventional":[173],"tools,":[174],"obtain":[176],"speedups":[177],"up":[179],"3":[181],"orders":[182],"magnitude,":[184],"8X":[185],"reduction,":[187],"no":[189],"increase":[190],"critical":[192],"path":[193],"delay.":[194]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}