{"id":"https://openalex.org/W1991117272","doi":"https://doi.org/10.1109/latw.2014.6841925","title":"Schmitt trigger on output inverters of NCL gates for soft error hardening: Is it enough?","display_name":"Schmitt trigger on output inverters of NCL gates for soft error hardening: Is it enough?","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W1991117272","doi":"https://doi.org/10.1109/latw.2014.6841925","mag":"1991117272"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2014.6841925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2014.6841925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 15th Latin American Test Workshop - LATW","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070461364","display_name":"Ricardo Aquino Guazzelli","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ricardo Guazzelli","raw_affiliation_strings":["GAPH \u2013 FACIN Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","GAPH - FACIN, Pontificia Univ. Catolica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"GAPH \u2013 FACIN Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"GAPH - FACIN, Pontificia Univ. Catolica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000514085","display_name":"Guilherme Heck","orcid":"https://orcid.org/0000-0001-7515-3843"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Guilherme Heck","raw_affiliation_strings":["GAPH \u2013 FACIN Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","GAPH - FACIN, Pontificia Univ. Catolica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"GAPH \u2013 FACIN Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"GAPH - FACIN, Pontificia Univ. Catolica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus Moreira","raw_affiliation_strings":["GAPH \u2013 FACIN Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","GAPH - FACIN, Pontificia Univ. Catolica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"GAPH \u2013 FACIN Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"GAPH - FACIN, Pontificia Univ. Catolica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ney Calazans","raw_affiliation_strings":["GAPH \u2013 FACIN Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","GAPH - FACIN, Pontificia Univ. Catolica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"GAPH \u2013 FACIN Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"GAPH - FACIN, Pontificia Univ. Catolica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070461364"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":0.2128,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57832359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7519492506980896},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.707477331161499},{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.6677591800689697},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6623220443725586},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6424155831336975},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6343966722488403},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5353736281394958},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5269171595573425},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5129344463348389},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.45417094230651855},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4393930733203888},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24916508793830872},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21971136331558228},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21730637550354004},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2111223340034485},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15194937586784363},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12211915850639343},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10882511734962463},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09368360042572021}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7519492506980896},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.707477331161499},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.6677591800689697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6623220443725586},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6424155831336975},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6343966722488403},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5353736281394958},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5269171595573425},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5129344463348389},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.45417094230651855},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4393930733203888},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24916508793830872},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21971136331558228},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21730637550354004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2111223340034485},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15194937586784363},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12211915850639343},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10882511734962463},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09368360042572021}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/latw.2014.6841925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2014.6841925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 15th Latin American Test Workshop - LATW","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.716.1773","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.716.1773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.inf.pucrs.br/%7Ecalazans/publications/2014_LATW_SchTrigger.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W1512610407","https://openalex.org/W1963540388","https://openalex.org/W1982882557","https://openalex.org/W1982904663","https://openalex.org/W1985927209","https://openalex.org/W2001030538","https://openalex.org/W2027848067","https://openalex.org/W2031144864","https://openalex.org/W2039987950","https://openalex.org/W2053931020","https://openalex.org/W2071454715","https://openalex.org/W2073474927","https://openalex.org/W2073726958","https://openalex.org/W2081379617","https://openalex.org/W2085176118","https://openalex.org/W2090963501","https://openalex.org/W2098326421","https://openalex.org/W2099034654","https://openalex.org/W2099569658","https://openalex.org/W2102327308","https://openalex.org/W2103886509","https://openalex.org/W2106865643","https://openalex.org/W2117299791","https://openalex.org/W2130896291","https://openalex.org/W2135506101","https://openalex.org/W2137458827","https://openalex.org/W2137978379","https://openalex.org/W2146474272","https://openalex.org/W2153317824","https://openalex.org/W2157314248","https://openalex.org/W2158704936","https://openalex.org/W3144514467","https://openalex.org/W3148985627","https://openalex.org/W3149410719","https://openalex.org/W4248814671","https://openalex.org/W6630798113","https://openalex.org/W6660343276","https://openalex.org/W6673280973"],"related_works":["https://openalex.org/W2384756109","https://openalex.org/W2237508561","https://openalex.org/W1984298705","https://openalex.org/W4247130854","https://openalex.org/W1482079447","https://openalex.org/W2243536805","https://openalex.org/W2356140560","https://openalex.org/W2370649629","https://openalex.org/W2127795343","https://openalex.org/W1592424226"],"abstract_inverted_index":{"Interest":[0],"in":[1,6,26,115],"asynchronous":[2,40],"circuits":[3,41,73,84],"has":[4],"increased":[5],"the":[7,13,18,79],"VLSI":[8],"research":[9],"community":[10],"due":[11,49],"to":[12,50],"growing":[14],"limitations":[15],"faced":[16],"during":[17],"design":[19,29,66],"of":[20,36,82],"synchronous":[21],"circuits,":[22],"which":[23,95],"often":[24,47],"result":[25],"over":[27],"constrained":[28],"and":[30,55,67,71,120],"operation.":[31],"Albeit":[32],"a":[33,61,75],"wide":[34],"variety":[35],"techniques":[37],"for":[38],"designing":[39],"are":[42,46],"available,":[43],"quasi-delay-insensitive":[44,65],"approaches":[45],"preferable":[48],"their":[51],"simple":[52],"timing":[53],"analysis":[54],"closure.":[56],"Null":[57,116],"Convention":[58,117],"Logic":[59,118],"is":[60,124],"style":[62],"that":[63],"supports":[64],"enables":[68],"power-,":[69],"area-":[70],"speed-efficient":[72],"using":[74],"standard-cell":[76],"methodology.":[77],"However,":[78],"correct":[80],"functionality":[81],"such":[83,113],"can":[85,96,110],"be":[86],"jeopardized":[87],"by":[88,91],"transients":[89],"caused":[90],"single":[92,98],"event":[93,99],"effects,":[94],"generate":[97],"upsets.":[100],"This":[101],"work":[102],"evaluates":[103],"how":[104],"Schmitt":[105],"triggers":[106],"on":[107],"output":[108],"inverters":[109],"help":[111],"mitigating":[112],"problems":[114],"gates":[119],"if":[121],"this":[122],"approach":[123],"sufficient.":[125]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}