{"id":"https://openalex.org/W2105287891","doi":"https://doi.org/10.1109/latw.2014.6841903","title":"On the reuse of RTL assertions in SystemC TLM verification","display_name":"On the reuse of RTL assertions in SystemC TLM verification","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W2105287891","doi":"https://doi.org/10.1109/latw.2014.6841903","mag":"2105287891"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2014.6841903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2014.6841903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 15th Latin American Test Workshop - LATW","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088231786","display_name":"Nicola Bombieri","orcid":"https://orcid.org/0000-0003-3256-5885"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]},{"id":"https://openalex.org/I4210136015","display_name":"EDALab (Italy)","ror":"https://ror.org/041ad9g51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210136015"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Nicola Bombieri","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy","EDALab s.r.l., Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"EDALab s.r.l., Verona, Italy","institution_ids":["https://openalex.org/I4210136015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I4210136015","display_name":"EDALab (Italy)","ror":"https://ror.org/041ad9g51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210136015"]},{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy","EDALab s.r.l., Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"EDALab s.r.l., Verona, Italy","institution_ids":["https://openalex.org/I4210136015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016191744","display_name":"Valerio Guarnieri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136015","display_name":"EDALab (Italy)","ror":"https://ror.org/041ad9g51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210136015"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valerio Guarnieri","raw_affiliation_strings":["EDALab s.r.l., Verona, Italy"],"affiliations":[{"raw_affiliation_string":"EDALab s.r.l., Verona, Italy","institution_ids":["https://openalex.org/I4210136015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025088388","display_name":"Graziano Pravadelli","orcid":"https://orcid.org/0000-0002-7833-1673"},"institutions":[{"id":"https://openalex.org/I4210136015","display_name":"EDALab (Italy)","ror":"https://ror.org/041ad9g51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210136015"]},{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Graziano Pravadelli","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy","EDALab s.r.l., Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"EDALab s.r.l., Verona, Italy","institution_ids":["https://openalex.org/I4210136015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072344860","display_name":"Francesco Stefanni","orcid":"https://orcid.org/0000-0002-5706-4799"},"institutions":[{"id":"https://openalex.org/I4210136015","display_name":"EDALab (Italy)","ror":"https://ror.org/041ad9g51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210136015"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Stefanni","raw_affiliation_strings":["EDALab s.r.l., Verona, Italy"],"affiliations":[{"raw_affiliation_string":"EDALab s.r.l., Verona, Italy","institution_ids":["https://openalex.org/I4210136015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042603430","display_name":"Tara Ghasempouri","orcid":"https://orcid.org/0000-0001-8021-9368"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Tara Ghasempouri","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy","Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069672683","display_name":"Michele Lora","orcid":"https://orcid.org/0000-0002-6224-4313"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Lora","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy","Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060947139","display_name":"Giovanni Auditore","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Auditore","raw_affiliation_strings":["STMicroelectronics s.r.l., Catania, Italy","STMicroelectron. s.r.l., Catania, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics s.r.l., Catania, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectron. s.r.l., Catania, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013254544","display_name":"Mirella Negro Marcigaglia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mirella Negro Marcigaglia","raw_affiliation_strings":["STMicroelectronics s.r.l., Catania, Italy","STMicroelectron. s.r.l., Catania, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics s.r.l., Catania, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectron. s.r.l., Catania, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5088231786"],"corresponding_institution_ids":["https://openalex.org/I119439378","https://openalex.org/I4210136015"],"apc_list":null,"apc_paid":null,"fwci":0.613,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.70675891,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8266817331314087},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7456876635551453},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6776177883148193},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.6692426204681396},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6117546558380127},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.46480026841163635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4466366171836853},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.44407007098197937},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.44249674677848816},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.43265601992607117},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.43192625045776367},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4113219380378723},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.35671406984329224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3553664982318878},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3269789218902588},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12165918946266174},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08692348003387451}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8266817331314087},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7456876635551453},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6776177883148193},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.6692426204681396},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6117546558380127},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.46480026841163635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4466366171836853},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.44407007098197937},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.44249674677848816},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.43265601992607117},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.43192625045776367},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4113219380378723},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.35671406984329224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3553664982318878},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3269789218902588},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12165918946266174},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08692348003387451},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2014.6841903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2014.6841903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 15th Latin American Test Workshop - LATW","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1536590324","https://openalex.org/W1975665243","https://openalex.org/W2006397252","https://openalex.org/W2011710471","https://openalex.org/W2021625097","https://openalex.org/W2023777102","https://openalex.org/W2024158551","https://openalex.org/W2055424026","https://openalex.org/W2075767938","https://openalex.org/W2122101191","https://openalex.org/W2123610036","https://openalex.org/W2123613958","https://openalex.org/W2126705550","https://openalex.org/W2129937156","https://openalex.org/W2130051797","https://openalex.org/W2155651864","https://openalex.org/W2165371142","https://openalex.org/W2491385276","https://openalex.org/W3141331497","https://openalex.org/W3142730433","https://openalex.org/W4244483978","https://openalex.org/W4300994193","https://openalex.org/W6632200037","https://openalex.org/W6664534802","https://openalex.org/W6678598594","https://openalex.org/W6678646387"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2266880325","https://openalex.org/W2097331811","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2226016578","https://openalex.org/W2166358658","https://openalex.org/W2056893153"],"abstract_inverted_index":{"Reuse":[0],"of":[1,19,77,134,176,188],"existing":[2,49,135],"and":[3,37,52,62,102,119,179,185],"already":[4],"verified":[5],"intellectual":[6],"property":[7],"(IP)":[8],"models":[9,70],"is":[10,90,98],"a":[11,81,116,151,159],"key":[12],"strategy":[13],"to":[14,44,64,73,107,153,163,181],"cope":[15],"with":[16,109],"the":[17,31,75,132,165,183,186,189],"complexity":[18,180],"designing":[20],"modern":[21],"system-on-chips":[22],"(SoC)s":[23],"under":[24],"ever":[25],"stringent":[26],"time-to-market":[27],"requirements.":[28],"In":[29,130],"particular,":[30],"recent":[32],"trend":[33],"towards":[34],"system-level":[35],"design":[36,58,118,141],"transaction":[38],"level":[39],"modeling":[40],"(TLM)":[41],"gives":[42],"rise":[43],"new":[45],"challenges":[46],"for":[47,86,158],"reusing":[48],"RTL":[50,66,88,161],"IPs":[51,67],"their":[53],"verification":[54,82,96,120],"environment":[55,83],"in":[56,137],"TLM-based":[57],"flows.":[59],"While":[60],"techniques":[61,101],"tools":[63],"abstract":[65],"into":[68],"TLM":[69,128,167],"have":[71,104,171],"begun":[72],"appear,":[74],"problem":[76],"reusing,":[78],"at":[79,111,127],"TLM,":[80,112],"originally":[84,156],"developed":[85],"an":[87,138],"IP":[89],"still":[91],"underexplored,":[92],"particularly":[93],"when":[94],"assertion-based":[95],"(ABV)":[97],"adopted.":[99],"Some":[100],"frameworks":[103],"been":[105,145,172],"proposed":[106,190],"deal":[108],"ABV":[110],"but":[113],"they":[114],"assume":[115],"top-down":[117],"flow,":[121],"where":[122],"assertions":[123,136,155],"are":[124],"defined":[125,157],"ex-novo":[126],"level.":[129],"contrast,":[131],"reuse":[133,154],"RTL-to-TLM":[139],"bottom-up":[140],"flow":[142],"has":[143],"not":[144],"analyzed":[146],"yet.":[147],"This":[148],"paper":[149],"proposes":[150],"methodology":[152],"given":[160],"IP,":[162],"verify":[164],"corresponding":[166],"model.":[168],"Experimental":[169],"results":[170],"conducted":[173],"on":[174],"benchmarks":[175],"different":[177],"characteristics":[178],"show":[182],"applicability":[184],"efficacy":[187],"methodology.":[191]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}