{"id":"https://openalex.org/W2056300928","doi":"https://doi.org/10.1109/latw.2012.6261258","title":"SEU fault-injection in VHDL-based processors: A case study","display_name":"SEU fault-injection in VHDL-based processors: A case study","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2056300928","doi":"https://doi.org/10.1109/latw.2012.6261258","mag":"2056300928"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2012.6261258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2012.6261258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 13th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045909227","display_name":"Wassim Mansour","orcid":"https://orcid.org/0000-0002-1550-360X"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Wassim Mansour","raw_affiliation_strings":["Laboratoire TIMA, Institue National Polytechnique, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire TIMA, Institue National Polytechnique, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018591544","display_name":"Raoul Velazco","orcid":"https://orcid.org/0000-0002-0902-0783"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Raoul Velazco","raw_affiliation_strings":["Laboratoire TIMA, Institue National Polytechnique, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire TIMA, Institue National Polytechnique, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5045909227"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":1.249,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.81814722,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.8751914501190186},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8695008754730225},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7557204365730286},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6629188060760498},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.5380323529243469},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5201656818389893},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4978291988372803},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.46580272912979126},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.43164291977882385},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42427757382392883},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.4236946105957031},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.37895387411117554},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33171314001083374},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2128605842590332},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20324108004570007},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.18676763772964478},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14935222268104553},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12672680616378784},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.12465375661849976},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07560771703720093}],"concepts":[{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.8751914501190186},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8695008754730225},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7557204365730286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6629188060760498},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.5380323529243469},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5201656818389893},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4978291988372803},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.46580272912979126},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.43164291977882385},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42427757382392883},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.4236946105957031},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.37895387411117554},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33171314001083374},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2128605842590332},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20324108004570007},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.18676763772964478},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14935222268104553},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12672680616378784},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.12465375661849976},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07560771703720093},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/latw.2012.6261258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2012.6261258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 13th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00745846v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00745846","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"13th Latin-American Test Workshop (LATW'12), Apr 2012, Quito, Ecuador. ⟨10.1109/LATW.2012.6261258⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W70431017","https://openalex.org/W201304403","https://openalex.org/W611078108","https://openalex.org/W1529638834","https://openalex.org/W1540206583","https://openalex.org/W1619529175","https://openalex.org/W1978500707","https://openalex.org/W1990119674","https://openalex.org/W2011254247","https://openalex.org/W2016985604","https://openalex.org/W2044069930","https://openalex.org/W2109093620","https://openalex.org/W2111105659","https://openalex.org/W2111613419","https://openalex.org/W2113191061","https://openalex.org/W2115071828","https://openalex.org/W2120860555","https://openalex.org/W2135577965","https://openalex.org/W2135764108","https://openalex.org/W2141901935","https://openalex.org/W2145233434","https://openalex.org/W2148156265","https://openalex.org/W2149394641","https://openalex.org/W2152652532","https://openalex.org/W2153254331","https://openalex.org/W2153918558","https://openalex.org/W2164554760","https://openalex.org/W2167002145","https://openalex.org/W3149363215","https://openalex.org/W6608248791","https://openalex.org/W6682335116"],"related_works":["https://openalex.org/W2044069930","https://openalex.org/W2622269177","https://openalex.org/W1523508240","https://openalex.org/W2102538861","https://openalex.org/W2122334461","https://openalex.org/W2165400042","https://openalex.org/W2078707653","https://openalex.org/W1908654170","https://openalex.org/W2086616086","https://openalex.org/W1553526993"],"abstract_inverted_index":{"An":[0],"approach":[1],"to":[2,37,65],"study":[3],"the":[4,13,44,51,54,58],"effects":[5],"of":[6,16,50,53],"soft":[7],"errors":[8],"by":[9,26],"fault":[10],"injection":[11],"in":[12],"VHDL":[14],"model":[15],"a":[17,30,41],"CPU":[18],"(Control":[19],"Processor":[20],"Unit)":[21],"is":[22,57],"presented":[23],"and":[24],"illustrated":[25],"results":[27,34],"obtained":[28],"for":[29],"LEON3":[31],"processor.":[32],"Experimental":[33],"are":[35],"compared":[36],"those":[38],"issued":[39],"from":[40],"state-of-the-art":[42],"method,":[43],"C.E.U.":[45],"(Code":[46],"Emulated":[47],"Upsets).":[48],"One":[49],"advantages":[52],"proposed":[55],"method":[56],"larger":[59],"targeted":[60],"SEU":[61],"sensitive":[62],"area":[63],"leading":[64],"improved":[66],"error":[67],"rate":[68],"predictions.":[69]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}