{"id":"https://openalex.org/W1977382878","doi":"https://doi.org/10.1109/latw.2012.6261256","title":"SET susceptibility estimation of clock tree networks from layout extraction","display_name":"SET susceptibility estimation of clock tree networks from layout extraction","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W1977382878","doi":"https://doi.org/10.1109/latw.2012.6261256","mag":"1977382878"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2012.6261256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2012.6261256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 13th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043724751","display_name":"Raul Chipana","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Raul Chipana","raw_affiliation_strings":["Instituto de Inform\u00e1tica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","Instituto de Informatica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Instituto de Informatica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["Instituto de Inform\u00e1tica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","Instituto de Informatica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Instituto de Informatica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011126986","display_name":"Jorge Tonfat","orcid":"https://orcid.org/0000-0001-9346-3079"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jorge Tonfat","raw_affiliation_strings":["Instituto de Inform\u00e1tica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","Instituto de Informatica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Instituto de Informatica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["Instituto de Inform\u00e1tica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","Instituto de Informatica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Instituto de Informatica, PPGC, PGMICRO, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043724751"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.72672789,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7024897933006287},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5904762148857117},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5269775390625},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5055351257324219},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5048258900642395},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4908974766731262},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4908657670021057},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4858781695365906},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.46711409091949463},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4338589608669281},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4137933552265167},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.35082072019577026},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3292838931083679},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3108835816383362},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2841465473175049},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2645624279975891},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23607668280601501},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20054712891578674},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10013419389724731}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7024897933006287},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5904762148857117},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5269775390625},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5055351257324219},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5048258900642395},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4908974766731262},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4908657670021057},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4858781695365906},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.46711409091949463},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4338589608669281},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4137933552265167},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.35082072019577026},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3292838931083679},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3108835816383362},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2841465473175049},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2645624279975891},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23607668280601501},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20054712891578674},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10013419389724731},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2012.6261256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2012.6261256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 13th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1600162194","https://openalex.org/W2123905096","https://openalex.org/W2135506101","https://openalex.org/W2137807823","https://openalex.org/W2155956013"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2127892766","https://openalex.org/W2165139624","https://openalex.org/W1571059036","https://openalex.org/W2090213929","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W3006003651"],"abstract_inverted_index":{"Clock":[0],"networks":[1],"are":[2,9,87],"composed":[3],"of":[4,25,39,41,90],"buffers":[5,93],"and":[6,75,94],"flip-flops":[7],"that":[8,78],"susceptible":[10],"to":[11,21,50],"Single":[12],"Event":[13],"Transient":[14],"(SET)":[15],"faults.":[16],"Therefore,":[17],"it":[18],"is":[19],"important":[20],"evaluate":[22],"in":[23,83],"terms":[24],"SET":[26,55],"vulnerability":[27],"when":[28],"designing":[29],"radiation-hardened":[30],"circuits.":[31],"For":[32],"that,":[33],"we":[34,76],"developed":[35],"an":[36],"automatic":[37],"method":[38],"extraction":[40],"clock":[42,64,85],"network":[43,66],"parameters":[44],"from":[45,67],"any":[46],"ASIC":[47],"design":[48],"layout":[49,70],"allow":[51],"a":[52],"more":[53],"precise":[54],"propagation":[56],"analysis":[57],"by":[58],"electrical":[59],"simulations.":[60],"We":[61],"analyzed":[62],"the":[63,72,79,84,88,91],"tree":[65,86],"SRAM":[68],"arbiter":[69],"using":[71],"proposed":[73],"methodology":[74],"found":[77],"most":[80],"vulnerable":[81],"nodes":[82,95],"output":[89],"smaller":[92],"with":[96],"lowest":[97],"fan-out.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}