{"id":"https://openalex.org/W2129646484","doi":"https://doi.org/10.1109/latw.2012.6261242","title":"Platform for automated HW/SW co-verification, testing and simulation of microprocessors","display_name":"Platform for automated HW/SW co-verification, testing and simulation of microprocessors","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2129646484","doi":"https://doi.org/10.1109/latw.2012.6261242","mag":"2129646484"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2012.6261242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2012.6261242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 13th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045464104","display_name":"Aleksandar Simevski","orcid":null},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Aleksandar Simevski","raw_affiliation_strings":["Brandenburg University of Technology, Cottbus, Germany"],"affiliations":[{"raw_affiliation_string":"Brandenburg University of Technology, Cottbus, Germany","institution_ids":["https://openalex.org/I51783024"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111617436","display_name":"Rolf Kraemer","orcid":null},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]},{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Kraemer","raw_affiliation_strings":["Brandenburg University of Technology, Cottbus, Germany","IHP, Frankfurt, Germany"],"affiliations":[{"raw_affiliation_string":"Brandenburg University of Technology, Cottbus, Germany","institution_ids":["https://openalex.org/I51783024"]},{"raw_affiliation_string":"IHP, Frankfurt, Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP, Frankfurt, Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Frankfurt, Germany","institution_ids":["https://openalex.org/I92894754"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5045464104"],"corresponding_institution_ids":["https://openalex.org/I51783024"],"apc_list":null,"apc_paid":null,"fwci":0.6739,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.838564932346344},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7989199161529541},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.7323944568634033},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.665923535823822},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6142249703407288},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.5850971937179565},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5655503869056702},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.5620138049125671},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4938374161720276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4665643274784088},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.4415796399116516},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.4353730380535126},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43184390664100647},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4315011501312256},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.338204562664032},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3141087293624878},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.18683606386184692},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11053326725959778},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.10412740707397461},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.08888301253318787}],"concepts":[{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.838564932346344},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7989199161529541},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.7323944568634033},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.665923535823822},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6142249703407288},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.5850971937179565},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5655503869056702},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5620138049125671},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4938374161720276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4665643274784088},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.4415796399116516},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4353730380535126},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43184390664100647},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4315011501312256},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.338204562664032},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3141087293624878},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18683606386184692},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11053326725959778},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.10412740707397461},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.08888301253318787},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2012.6261242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2012.6261242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 13th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2039112457","https://openalex.org/W2130513448","https://openalex.org/W2142101768","https://openalex.org/W2327836062"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W3036403349","https://openalex.org/W2962898432","https://openalex.org/W4205300843","https://openalex.org/W3120172095","https://openalex.org/W2355428260","https://openalex.org/W2059150015","https://openalex.org/W4301348901"],"abstract_inverted_index":{"The":[0],"high":[1],"complexity":[2],"of":[3,39],"very":[4],"deep-submicron":[5],"Systems-on-Chip":[6],"makes":[7],"their":[8],"verification":[9,22],"extremely":[10],"challenging":[11],"task.":[12],"Various":[13],"methodologies":[14],"based":[15],"on":[16],"traditional":[17],"simulation,":[18],"assertion-based":[19],"verification,":[20],"formal":[21],"etc.":[23],"help":[24],"increase":[25],"the":[26,40],"confidence":[27],"that":[28,44],"a":[29,45],"circuit":[30,46],"is":[31,47,53],"working":[32],"according":[33],"to":[34,50],"specification,":[35],"but":[36],"in":[37],"most":[38],"cases":[41],"an":[42],"assertion":[43],"100%":[48],"compliant":[49],"its":[51],"specifications":[52],"not":[54],"reachable.":[55]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}