{"id":"https://openalex.org/W2016977576","doi":"https://doi.org/10.1109/latw.2012.6261241","title":"Automatic generation of an FPGA based embedded test system for printed circuit board testing","display_name":"Automatic generation of an FPGA based embedded test system for printed circuit board testing","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2016977576","doi":"https://doi.org/10.1109/latw.2012.6261241","mag":"2016977576"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2012.6261241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2012.6261241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 13th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078397289","display_name":"J.-H. Meza Escobar","orcid":null},"institutions":[{"id":"https://openalex.org/I119449181","display_name":"Technische Universit\u00e4t Ilmenau","ror":"https://ror.org/01weqhp73","country_code":"DE","type":"education","lineage":["https://openalex.org/I119449181"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"J.-H. Meza Escobar","raw_affiliation_strings":["Integrated Communication Systems Group, Ilmenau University of Technology, Ilmenau, Germany","Integrated Communication Systems Group, Ilmenau University of Technology, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Integrated Communication Systems Group, Ilmenau University of Technology, Ilmenau, Germany","institution_ids":["https://openalex.org/I119449181"]},{"raw_affiliation_string":"Integrated Communication Systems Group, Ilmenau University of Technology, Germany#TAB#","institution_ids":["https://openalex.org/I119449181"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053788184","display_name":"J. SachBe","orcid":null},"institutions":[{"id":"https://openalex.org/I119449181","display_name":"Technische Universit\u00e4t Ilmenau","ror":"https://ror.org/01weqhp73","country_code":"DE","type":"education","lineage":["https://openalex.org/I119449181"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. SachBe","raw_affiliation_strings":["Integrated Communication Systems Group, Ilmenau University of Technology, Germany","Integrated Communication Systems Group, Ilmenau University of Technology, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Integrated Communication Systems Group, Ilmenau University of Technology, Germany","institution_ids":["https://openalex.org/I119449181"]},{"raw_affiliation_string":"Integrated Communication Systems Group, Ilmenau University of Technology, Germany#TAB#","institution_ids":["https://openalex.org/I119449181"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086318897","display_name":"Steffen Ostendorff","orcid":null},"institutions":[{"id":"https://openalex.org/I119449181","display_name":"Technische Universit\u00e4t Ilmenau","ror":"https://ror.org/01weqhp73","country_code":"DE","type":"education","lineage":["https://openalex.org/I119449181"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Ostendorff","raw_affiliation_strings":["Integrated Communication Systems Group, Ilmenau University of Technology, Ilmenau, Germany","Integrated Communication Systems Group, Ilmenau University of Technology, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Integrated Communication Systems Group, Ilmenau University of Technology, Ilmenau, Germany","institution_ids":["https://openalex.org/I119449181"]},{"raw_affiliation_string":"Integrated Communication Systems Group, Ilmenau University of Technology, Germany#TAB#","institution_ids":["https://openalex.org/I119449181"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005785921","display_name":"Heinz\u2010Dietrich Wuttke","orcid":"https://orcid.org/0000-0001-8030-647X"},"institutions":[{"id":"https://openalex.org/I119449181","display_name":"Technische Universit\u00e4t Ilmenau","ror":"https://ror.org/01weqhp73","country_code":"DE","type":"education","lineage":["https://openalex.org/I119449181"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.-D. Wuttke","raw_affiliation_strings":["Integrated Communication Systems Group, Ilmenau University of Technology, Ilmenau, Germany","Integrated Communication Systems Group, Ilmenau University of Technology, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Integrated Communication Systems Group, Ilmenau University of Technology, Ilmenau, Germany","institution_ids":["https://openalex.org/I119449181"]},{"raw_affiliation_string":"Integrated Communication Systems Group, Ilmenau University of Technology, Germany#TAB#","institution_ids":["https://openalex.org/I119449181"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078397289"],"corresponding_institution_ids":["https://openalex.org/I119449181"],"apc_list":null,"apc_paid":null,"fwci":1.61447427,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.84106506,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6432581543922424},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.6430795788764954},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.6111956834793091},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6052541136741638},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.595438539981842},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5220513343811035},{"id":"https://openalex.org/keywords/test-harness","display_name":"Test harness","score":0.5055155754089355},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.49594172835350037},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46696996688842773},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45071446895599365},{"id":"https://openalex.org/keywords/test-management-approach","display_name":"Test Management Approach","score":0.44409361481666565},{"id":"https://openalex.org/keywords/integration-testing","display_name":"Integration testing","score":0.4287472069263458},{"id":"https://openalex.org/keywords/system-testing","display_name":"System testing","score":0.42721980810165405},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.42390722036361694},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3631218373775482},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36111369729042053},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.26823997497558594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2544058561325073},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2102321982383728},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.20813992619514465},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13596197962760925},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.09925353527069092},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.09439033269882202}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6432581543922424},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.6430795788764954},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.6111956834793091},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6052541136741638},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.595438539981842},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5220513343811035},{"id":"https://openalex.org/C109852812","wikidata":"https://www.wikidata.org/wiki/Q2406355","display_name":"Test harness","level":5,"score":0.5055155754089355},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.49594172835350037},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46696996688842773},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45071446895599365},{"id":"https://openalex.org/C7435765","wikidata":"https://www.wikidata.org/wiki/Q7705776","display_name":"Test Management Approach","level":5,"score":0.44409361481666565},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.4287472069263458},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.42721980810165405},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.42390722036361694},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3631218373775482},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36111369729042053},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.26823997497558594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2544058561325073},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2102321982383728},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.20813992619514465},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13596197962760925},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.09925353527069092},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.09439033269882202},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2012.6261241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2012.6261241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 13th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1592747673","https://openalex.org/W2028504835","https://openalex.org/W2030160240","https://openalex.org/W2112304880","https://openalex.org/W2117130279","https://openalex.org/W2122971129","https://openalex.org/W2137247470","https://openalex.org/W2160243708","https://openalex.org/W4249373593"],"related_works":["https://openalex.org/W2387607000","https://openalex.org/W2560965237","https://openalex.org/W1529860006","https://openalex.org/W10867750","https://openalex.org/W4308079964","https://openalex.org/W2005932501","https://openalex.org/W1993178475","https://openalex.org/W2140161948","https://openalex.org/W2080046630","https://openalex.org/W2153966249"],"abstract_inverted_index":{"This":[0],"paper":[1,77,95],"describes":[2],"an":[3,103],"FPGA":[4],"based":[5,27,66],"embedded":[6],"test":[7,21,42,50,53,74,80],"system,":[8,43],"designed":[9],"for":[10,37,45],"testing":[11],"of":[12,40,48,57],"printed":[13],"circuit":[14],"boards":[15],"during":[16],"the":[17,34,38,41,46,49,68,72,79,90],"manufacturing":[18],"process.":[19,93],"The":[20,52,76,94],"system":[22,54,81],"architecture":[23,82],"is":[24,55],"automatically":[25],"generated":[26,65],"on":[28,67,89],"a":[29,58,61],"layer":[30],"description,":[31],"which":[32],"provides":[33],"required":[35],"flexibility":[36],"generation":[39,85,92],"and":[44,60,64,71,83],"abstraction":[47],"functions.":[51],"composed":[56],"software":[59,91],"hardware":[62],"part,":[63],"board's":[69],"properties":[70],"specified":[73],"algorithms.":[75],"presents":[78],"automatic":[84],"flow,":[86],"with":[87],"emphasis":[88],"also":[96],"includes":[97],"experimental":[98],"results":[99],"obtained":[100],"when":[101],"performing":[102],"SRAM":[104],"interconnection":[105],"test.":[106]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}