{"id":"https://openalex.org/W2167669450","doi":"https://doi.org/10.1109/latw.2011.5985932","title":"NBTI-aware data allocation strategies for scratchpad memory based embedded systems","display_name":"NBTI-aware data allocation strategies for scratchpad memory based embedded systems","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2167669450","doi":"https://doi.org/10.1109/latw.2011.5985932","mag":"2167669450"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2011.5985932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2011.5985932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://porto.polito.it/2471381/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021455020","display_name":"Cesare Ferri","orcid":null},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cesare Ferri","raw_affiliation_strings":["School of Engineering, Brown University, Providence, RI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029027495","display_name":"Dimitra Papagiannopoulou","orcid":null},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dimitra Papagiannopoulou","raw_affiliation_strings":["School of Engineering, Brown University, Providence, RI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047635410","display_name":"R. Iris Bahar","orcid":"https://orcid.org/0000-0001-6927-8527"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Iris Bahar","raw_affiliation_strings":["School of Engineering, Brown University, Providence, RI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034581393","display_name":"Andrea Calimera","orcid":"https://orcid.org/0000-0001-5881-3811"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Calimera","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"91","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.8109561204910278},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.701638400554657},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5771486163139343},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5605843663215637},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5546424388885498},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.547289252281189},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5195415616035461},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4457050561904907},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.43264174461364746},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42234736680984497},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.41400110721588135},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2697523832321167},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26725780963897705},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17773976922035217},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.16382578015327454},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1298881471157074},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.12543460726737976},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11506643891334534},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10854747891426086},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09282028675079346}],"concepts":[{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.8109561204910278},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.701638400554657},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5771486163139343},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5605843663215637},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5546424388885498},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.547289252281189},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5195415616035461},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4457050561904907},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.43264174461364746},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42234736680984497},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41400110721588135},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2697523832321167},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26725780963897705},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17773976922035217},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.16382578015327454},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1298881471157074},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.12543460726737976},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11506643891334534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10854747891426086},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09282028675079346},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/latw.2011.5985932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2011.5985932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2471381","is_oa":true,"landing_page_url":"http://porto.polito.it/2471381/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:porto.polito.it:2471381","is_oa":true,"landing_page_url":"http://porto.polito.it/2471381/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1492553566","https://openalex.org/W1527137186","https://openalex.org/W1968564509","https://openalex.org/W1989662831","https://openalex.org/W1992606304","https://openalex.org/W1999919743","https://openalex.org/W2001236779","https://openalex.org/W2002612140","https://openalex.org/W2021282846","https://openalex.org/W2062554267","https://openalex.org/W2065864191","https://openalex.org/W2088642150","https://openalex.org/W2102209270","https://openalex.org/W2102785080","https://openalex.org/W2110999128","https://openalex.org/W2112542663","https://openalex.org/W2113115586","https://openalex.org/W2120466934","https://openalex.org/W2121778896","https://openalex.org/W2125169487","https://openalex.org/W2126357937","https://openalex.org/W2131862714","https://openalex.org/W2135721541","https://openalex.org/W2137509664","https://openalex.org/W2140219379","https://openalex.org/W2146787584","https://openalex.org/W2197932458","https://openalex.org/W3141284234","https://openalex.org/W3144243563","https://openalex.org/W3149855342","https://openalex.org/W4235106764","https://openalex.org/W4253202538","https://openalex.org/W6675205960","https://openalex.org/W6680404862"],"related_works":["https://openalex.org/W1999919743","https://openalex.org/W2081382200","https://openalex.org/W2100282217","https://openalex.org/W2157278395","https://openalex.org/W2730314563","https://openalex.org/W2096191509","https://openalex.org/W2164047446","https://openalex.org/W2126351224","https://openalex.org/W2058541779","https://openalex.org/W3033168326"],"abstract_inverted_index":{"While":[0],"performance":[1],"and":[2,23,82],"power":[3],"continue":[4,15],"to":[5,16],"be":[6],"important":[7],"metrics":[8,19],"for":[9],"embedded":[10,35],"systems,":[11],"as":[12,21,27,87],"CMOS":[13],"technologies":[14],"shrink,":[17],"new":[18],"such":[20],"variability":[22],"reliability":[24,40],"have":[25,56],"emerged":[26],"limiting":[28],"factors":[29],"in":[30],"the":[31,39,92,109,118,121],"design":[32],"of":[33,42,90,111,116],"modern":[34],"systems.":[36],"In":[37,72,96],"particular,":[38,97],"impact":[41],"pMOS":[43],"negative":[44],"bias":[45],"temperature":[46],"instability":[47],"(NBTI)":[48],"has":[49],"become":[50],"a":[51,88],"serious":[52],"concern.":[53],"Recent":[54],"works":[55],"shown":[57],"how":[58,100],"conventional":[59],"leakage":[60],"optimization":[61],"techniques":[62],"can":[63,107],"help":[64],"mitigate":[65],"NBTI-induced":[66,93],"aging":[67,94],"effects":[68],"on":[69,78],"cache":[70],"memories.":[71],"this":[73],"paper":[74],"we":[75,98],"focus":[76],"specifically":[77],"scratchpad":[79],"memory":[80,122],"(SPM)":[81],"present":[83],"novel":[84],"software":[85,102],"approaches":[86],"means":[89,115],"alleviating":[91],"effects.":[95],"demonstrate":[99],"intelligent":[101],"directed":[103],"data":[104],"allocation":[105],"strategies":[106],"extend":[108],"lifetime":[110],"partitioned":[112],"SPMs":[113],"by":[114],"distributing":[117],"idleness":[119],"across":[120],"sub-banks.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}