{"id":"https://openalex.org/W2028477569","doi":"https://doi.org/10.1109/latw.2011.5985925","title":"Mutation analysis for SystemC designs at TLM","display_name":"Mutation analysis for SystemC designs at TLM","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2028477569","doi":"https://doi.org/10.1109/latw.2011.5985925","mag":"2028477569"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2011.5985925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2011.5985925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016191744","display_name":"Valerio Guarnieri","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Valerio Guarnieri","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy","Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088231786","display_name":"Nicola Bombieri","orcid":"https://orcid.org/0000-0003-3256-5885"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Bombieri","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy","Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025088388","display_name":"Graziano Pravadelli","orcid":"https://orcid.org/0000-0002-7833-1673"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Graziano Pravadelli","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy","Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy","Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015771543","display_name":"Hanno Hantson","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Hanno Hantson","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5016191744"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":1.5112,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.83220388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"se 3","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9340458512306213},{"id":"https://openalex.org/keywords/mutation-testing","display_name":"Mutation testing","score":0.7936502695083618},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7693925499916077},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.6899995803833008},{"id":"https://openalex.org/keywords/mutation","display_name":"Mutation","score":0.6069241762161255},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5050745606422424},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.48093265295028687},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.45639747381210327},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4410080313682556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41027048230171204},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39965102076530457},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38394826650619507},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.38195928931236267},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18932181596755981},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.17603659629821777},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.14637359976768494}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9340458512306213},{"id":"https://openalex.org/C163565370","wikidata":"https://www.wikidata.org/wiki/Q4308623","display_name":"Mutation testing","level":4,"score":0.7936502695083618},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7693925499916077},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.6899995803833008},{"id":"https://openalex.org/C501734568","wikidata":"https://www.wikidata.org/wiki/Q42918","display_name":"Mutation","level":3,"score":0.6069241762161255},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5050745606422424},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.48093265295028687},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.45639747381210327},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4410080313682556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41027048230171204},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39965102076530457},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38394826650619507},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.38195928931236267},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18932181596755981},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.17603659629821777},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.14637359976768494},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2011.5985925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2011.5985925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338351","display_name":"FP7 Research Potential of Convergence Regions","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W76940708","https://openalex.org/W2049695835","https://openalex.org/W2063667778","https://openalex.org/W2108557864","https://openalex.org/W2118740184","https://openalex.org/W2139763472","https://openalex.org/W2152040677","https://openalex.org/W2154809971","https://openalex.org/W4229850662","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2533881872","https://openalex.org/W2301151507","https://openalex.org/W1596567466","https://openalex.org/W2585026057","https://openalex.org/W2183605704","https://openalex.org/W1525398417","https://openalex.org/W2358909550","https://openalex.org/W2069603759","https://openalex.org/W2035296141","https://openalex.org/W4247397443"],"abstract_inverted_index":{"Mutation":[0],"analysis":[1,32,65,74,94,117,143],"has":[2],"been":[3],"borrowed":[4],"from":[5],"the":[6,15,48,64,68,124,128,131,138],"software":[7],"testing":[8],"domain":[9],"as":[10],"a":[11,26,70],"technique":[12],"for":[13,29,123,141],"evaluating":[14],"quality":[16],"of":[17,54,72,133],"testbenches":[18],"in":[19,59],"validating":[20],"digital":[21],"systems.":[22],"This":[23],"paper":[24],"presents":[25],"new":[27],"method":[28,42,140],"applying":[30],"mutation":[31,55,73,93,116,142],"on":[33,146],"SystemC":[34,49,148],"hardware":[35],"designs":[36],"at":[37,75,98,103],"Transaction-Level":[38],"Modeling":[39],"(TLM).":[40],"The":[41,89],"injects":[43],"mutants":[44],"by":[45],"directly":[46,144],"perturbing":[47],"code.":[50,150],"Five":[51],"key":[52],"categories":[53],"operators":[56],"are":[57],"implemented":[58],"order":[60],"to":[61,126],"speed":[62],"up":[63],"process.":[66],"In":[67],"paper,":[69],"comparison":[71],"two":[76],"different":[77],"abstraction":[78],"levels":[79],"-":[80],"TLM":[81,99,115,149],"and":[82],"Register-Transfer":[83],"Level":[84],"(RTL),":[85],"is":[86,95,102,137],"carried":[87],"out.":[88],"experiments":[90],"show":[91],"that":[92],"considerably":[96],"faster":[97],"than":[100],"it":[101],"RTL":[104],"while":[105],"achieving":[106],"almost":[107],"equal":[108],"mutant":[109],"coverage.":[110],"Last":[111],"but":[112],"not":[113],"least,":[114],"provides":[118],"also":[119],"more":[120],"readable":[121],"feedback":[122],"engineer":[125],"improve":[127],"testbench.":[129],"To":[130],"best":[132],"our":[134],"knowledge":[135],"this":[136],"first":[139],"working":[145],"uncompiled":[147]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}