{"id":"https://openalex.org/W2055378897","doi":"https://doi.org/10.1109/latw.2011.5985905","title":"Methodology and platform for fault co-emulation","display_name":"Methodology and platform for fault co-emulation","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2055378897","doi":"https://doi.org/10.1109/latw.2011.5985905","mag":"2055378897"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2011.5985905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2011.5985905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033580095","display_name":"Jorge Arturo Corso Sarmiento","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jorge Arturo Corso Sarmiento","raw_affiliation_strings":["Freescale Semiconductors, Brazil Semiconductor Technology Center, Campinas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductors, Brazil Semiconductor Technology Center, Campinas, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072174998","display_name":"Francisco Javier Ram\u00edrez Fern\u00e1ndez","orcid":"https://orcid.org/0000-0001-9140-7858"},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Francisco Javier Ramirez Fernandez","raw_affiliation_strings":["Integrated Sensor and Microsystems group-SIM, Universidad de Sao Paulo, Sao Paulo, Brazil","Universidade de Sao Paulo, Integrated Sensor and Microsystems group - SIM, Sao Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Sensor and Microsystems group-SIM, Universidad de Sao Paulo, Sao Paulo, Brazil","institution_ids":[]},{"raw_affiliation_string":"Universidade de Sao Paulo, Integrated Sensor and Microsystems group - SIM, Sao Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11749741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8188785314559937},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.688322126865387},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.577643096446991},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5774965286254883},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5758349299430847},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5558430552482605},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.46569502353668213},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.44985803961753845},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4303944706916809},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4249553680419922},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.4191876947879791},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4186778962612152},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.41376376152038574},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37638023495674133},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36516591906547546},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20218050479888916},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.149641752243042},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09154993295669556},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08573824167251587}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8188785314559937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.688322126865387},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.577643096446991},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5774965286254883},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5758349299430847},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5558430552482605},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.46569502353668213},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.44985803961753845},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4303944706916809},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4249553680419922},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.4191876947879791},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4186778962612152},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.41376376152038574},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37638023495674133},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36516591906547546},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20218050479888916},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.149641752243042},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09154993295669556},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08573824167251587},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2011.5985905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2011.5985905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th Latin American Test Workshop (LATW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W157706557","https://openalex.org/W1484771588","https://openalex.org/W1498870363","https://openalex.org/W2048110685","https://openalex.org/W2101298207","https://openalex.org/W2119280572","https://openalex.org/W2122965477","https://openalex.org/W2149583371","https://openalex.org/W2989364934","https://openalex.org/W4238389067","https://openalex.org/W4285719527","https://openalex.org/W4299606079","https://openalex.org/W4302458519","https://openalex.org/W4391295037","https://openalex.org/W6606411226","https://openalex.org/W6628978345","https://openalex.org/W6629985922","https://openalex.org/W6662465689","https://openalex.org/W6675061854"],"related_works":["https://openalex.org/W2051500795","https://openalex.org/W3106447748","https://openalex.org/W1600260729","https://openalex.org/W2130922779","https://openalex.org/W2121043529","https://openalex.org/W2742111403","https://openalex.org/W2185394135","https://openalex.org/W2082366402","https://openalex.org/W2083209667","https://openalex.org/W2046178547"],"abstract_inverted_index":{"A":[0,127],"platform":[1],"and":[2,72,138,166,183],"a":[3,44,68,76],"technique":[4,47,174],"to":[5,27,33,39,82,134,175],"improve":[6],"stuck-at":[7],"fault":[8,51,142,172],"grading":[9,143],"efficiency":[10],"through":[11],"the":[12,61,89,93,98,167],"use":[13],"of":[14,63,70,97,115,158,169],"hardware":[15],"co-emulation":[16,173],"is":[17,43,80,148],"presented.":[18],"IC":[19],"manufacturers":[20],"are":[21,113,118,155],"always":[22],"seeking":[23],"for":[24,57,95,141],"new":[25,58],"ways":[26],"test":[28,100],"their":[29,40],"devices":[30],"in":[31,152],"order":[32],"deliver":[34],"parts":[35],"with":[36,54,67,75,84,164],"zero":[37],"defects":[38],"customers.":[41],"Scan":[42],"well":[45],"known":[46],"that":[48,79,91,117,130,160],"attains":[49],"high":[50,64],"coverage":[52],"results":[53,168],"efficiency.":[55],"Demands":[56],"features":[59],"motivate":[60],"creation":[62],"complex":[65,146],"systems":[66,147],"mixture":[69],"analog":[71,137],"digital":[73],"blocks":[74,140],"communication":[77],"interface":[78],"difficult":[81],"cover":[83],"scan":[85],"patterns.":[86],"In":[87],"addition,":[88],"logic":[90],"configures":[92],"chip":[94],"each":[96],"different":[99],"modes,":[101],"some":[102,176],"BIST":[103],"memory":[104,139,184],"interfaces,":[105],"asynchronous":[106],"clock":[107],"dividers":[108],"or":[109,120],"generators,":[110],"among":[111],"others,":[112],"examples":[114],"circuits":[116,178],"blocked":[119],"have":[121],"few":[122],"observation/control":[123],"points":[124],"during":[125],"scan.":[126],"FPGA":[128],"based-platform":[129],"uses":[131],"heterogeneous":[132],"models":[133,159],"emulate":[135],"digital,":[136],"patterns":[144],"on":[145],"described.":[149],"Also":[150],"introduced":[151],"our":[153,171],"proposal":[154],"four":[156],"types":[157],"can":[161],"be":[162],"used":[163],"FPGAs,":[165],"applying":[170],"benchmark":[177],"including":[179],"ISCAS89,":[180],"ADC,":[181],"iopads":[182],"controllers.":[185]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}