{"id":"https://openalex.org/W2156403020","doi":"https://doi.org/10.1109/latw.2010.5550340","title":"Bit-flip injection strategies for FSMs modeled in VHDL behavioral level","display_name":"Bit-flip injection strategies for FSMs modeled in VHDL behavioral level","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2156403020","doi":"https://doi.org/10.1109/latw.2010.5550340","mag":"2156403020"},"language":"en","primary_location":{"id":"doi:10.1109/latw.2010.5550340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2010.5550340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th Latin American Test Workshop","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089637606","display_name":"John M. Espinosa-Duran","orcid":"https://orcid.org/0000-0002-9142-2035"},"institutions":[{"id":"https://openalex.org/I91732220","display_name":"Universidad del Valle","ror":"https://ror.org/00jb9vg53","country_code":"CO","type":"education","lineage":["https://openalex.org/I91732220"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"John M. Espinosa-Duran","raw_affiliation_strings":["School of Electrical and Electronics Engineering, Universidad del Valle, Cali, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics Engineering, Universidad del Valle, Cali, Colombia","institution_ids":["https://openalex.org/I91732220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076828622","display_name":"Vladimir Trujillo-Olaya","orcid":"https://orcid.org/0000-0002-1722-2916"},"institutions":[{"id":"https://openalex.org/I91732220","display_name":"Universidad del Valle","ror":"https://ror.org/00jb9vg53","country_code":"CO","type":"education","lineage":["https://openalex.org/I91732220"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Vladimir Trujillo-Olaya","raw_affiliation_strings":["School of Electrical and Electronics Engineering, Universidad del Valle, Cali, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics Engineering, Universidad del Valle, Cali, Colombia","institution_ids":["https://openalex.org/I91732220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036988036","display_name":"Jaime Velasco-Medina","orcid":"https://orcid.org/0000-0003-4091-1055"},"institutions":[{"id":"https://openalex.org/I91732220","display_name":"Universidad del Valle","ror":"https://ror.org/00jb9vg53","country_code":"CO","type":"education","lineage":["https://openalex.org/I91732220"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Jaime Velasco-Medina","raw_affiliation_strings":["School of Electrical and Electronics Engineering, Universidad del Valle, Cali, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics Engineering, Universidad del Valle, Cali, Colombia","institution_ids":["https://openalex.org/I91732220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018591544","display_name":"Raoul Velazco","orcid":"https://orcid.org/0000-0002-0902-0783"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Raoul Velazco","raw_affiliation_strings":["TIMA Laboratory, INPG, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, INPG, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27500663,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.8590571880340576},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8271600008010864},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7785274982452393},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6951196193695068},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.6267325282096863},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5788490176200867},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5737719535827637},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4965582489967346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3217552900314331},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2929786145687103},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1721741259098053},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13993561267852783},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0775698721408844}],"concepts":[{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.8590571880340576},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8271600008010864},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7785274982452393},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6951196193695068},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.6267325282096863},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5788490176200867},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5737719535827637},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4965582489967346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3217552900314331},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2929786145687103},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1721741259098053},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13993561267852783},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0775698721408844},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/latw.2010.5550340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/latw.2010.5550340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th Latin American Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1492445142","https://openalex.org/W2100113980","https://openalex.org/W2107706338","https://openalex.org/W2116075541","https://openalex.org/W2136316690","https://openalex.org/W2166991893","https://openalex.org/W6629327891","https://openalex.org/W6674894275"],"related_works":["https://openalex.org/W3018727313","https://openalex.org/W2373958571","https://openalex.org/W1526253314","https://openalex.org/W1864358311","https://openalex.org/W2163463765","https://openalex.org/W2110818533","https://openalex.org/W2007562802","https://openalex.org/W1994651680","https://openalex.org/W4246700523","https://openalex.org/W4379620210"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3],"strategies":[4,46],"to":[5,18,62],"inject":[6],"bit-flips":[7],"in":[8,11],"FSMs":[9],"modeled":[10],"VHDL":[12,37],"behavioral":[13],"level.":[14],"The":[15,39],"dependability":[16,66],"validation":[17,67],"SEUs":[19],"or":[20],"MEUs":[21],"into":[22],"the":[23,36,44,65],"FSM":[24],"flip":[25],"flops":[26],"is":[27],"carried":[28],"out":[29,64],"by":[30],"means":[31],"of":[32],"minor":[33],"modifications":[34],"on":[35,69],"description.":[38],"simulation":[40],"results":[41],"show":[42],"that":[43],"proposed":[45],"have":[47],"a":[48],"low":[49],"area":[50],"overhead,":[51],"allow":[52],"synchronous":[53],"and":[54,58],"asynchronous":[55],"fault":[56],"injection":[57],"are":[59],"very":[60],"suitable":[61],"carry":[63],"step":[68],"FSMs.":[70]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}