{"id":"https://openalex.org/W4399108477","doi":"https://doi.org/10.1109/lats62223.2024.10534606","title":"Analog Fault Simulation: Trends and Perspectives in Analog Hardware Description Languages","display_name":"Analog Fault Simulation: Trends and Perspectives in Analog Hardware Description Languages","publication_year":2024,"publication_date":"2024-04-09","ids":{"openalex":"https://openalex.org/W4399108477","doi":"https://doi.org/10.1109/lats62223.2024.10534606"},"language":"en","primary_location":{"id":"doi:10.1109/lats62223.2024.10534606","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/lats62223.2024.10534606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 25th Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036512005","display_name":"Nicola Dall\u2019Ora","orcid":"https://orcid.org/0000-0003-0656-9786"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Nicola Dall\u2019Ora","raw_affiliation_strings":["University of Verona,Italy","University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"University of Verona,Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068919830","display_name":"Enrico Fraccaroli","orcid":"https://orcid.org/0000-0002-9739-6501"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Fraccaroli","raw_affiliation_strings":["University of Verona,Italy","University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"University of Verona,Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044844221","display_name":"Renaud Gillon","orcid":"https://orcid.org/0000-0003-0980-5238"},"institutions":[{"id":"https://openalex.org/I4210162650","display_name":"Sydor Technologies (United States)","ror":"https://ror.org/04p1gbs34","country_code":"US","type":"company","lineage":["https://openalex.org/I4210162650"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Renaud Gillon","raw_affiliation_strings":["Sydelity B.V.,Belgium","Sydelity B.V., Belgium"],"affiliations":[{"raw_affiliation_string":"Sydelity B.V.,Belgium","institution_ids":["https://openalex.org/I4210162650"]},{"raw_affiliation_string":"Sydelity B.V., Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["University of Verona,Italy","University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"University of Verona,Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036512005"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05280114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7472935318946838},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6523776650428772},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5941852331161499},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5085529088973999},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5081427097320557},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5048604607582092},{"id":"https://openalex.org/keywords/template","display_name":"Template","score":0.4441331624984741},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4280414581298828},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4236147403717041},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3543608486652374},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3234151601791382},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31305912137031555},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3017352819442749},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23556798696517944},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19407781958580017},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1865684688091278},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1602235734462738}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7472935318946838},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6523776650428772},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5941852331161499},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5085529088973999},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5081427097320557},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5048604607582092},{"id":"https://openalex.org/C82714645","wikidata":"https://www.wikidata.org/wiki/Q438331","display_name":"Template","level":2,"score":0.4441331624984741},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4280414581298828},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4236147403717041},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3543608486652374},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3234151601791382},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31305912137031555},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3017352819442749},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23556798696517944},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19407781958580017},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1865684688091278},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1602235734462738},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lats62223.2024.10534606","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/lats62223.2024.10534606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 25th Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334322","display_name":"HORIZON EUROPE Framework Programme","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2019274684","https://openalex.org/W2533316018","https://openalex.org/W3211064344","https://openalex.org/W4213236506","https://openalex.org/W4378801013","https://openalex.org/W4385237263"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2539742022","https://openalex.org/W2063218591","https://openalex.org/W4210326786","https://openalex.org/W2117342402"],"abstract_inverted_index":{"Analog":[0,20],"Hardware":[1],"Description":[2],"Languages":[3],"(AHDLs)":[4],"provide":[5],"a":[6,34],"valuable":[7],"alternative":[8],"to":[9,52,76,81],"existing":[10],"proprietary":[11],"means":[12],"of":[13,36,41,48,56,70],"implementing":[14],"defect":[15,21],"models":[16],"and":[17,26,43,50],"generic":[18],"templates.":[19],"modeling":[22],"in":[23,27],"SPICE":[24],"engines":[25],"event-driven":[28],"digital":[29],"simulators":[30],"is":[31],"discussed,":[32],"with":[33],"review":[35],"the":[37,54,62,68,72],"state-of-the-art,":[38],"an":[39],"analysis":[40],"possibilities,":[42],"proposals":[44],"for":[45],"future":[46],"enhancements":[47],"tools":[49],"standards":[51],"meet":[53],"challenges":[55],"achieving":[57],"good":[58],"coverage":[59],"estimations":[60],"at":[61],"system":[63],"level.":[64],"Moreover,":[65],"we":[66],"discuss":[67],"possibilities":[69],"using":[71],"EDACurry":[73],"open-source":[74],"framework":[75],"instrument":[77],"transistor-level":[78],"analog":[79],"circuits":[80],"support":[82],"defects":[83],"templates":[84],"written":[85],"through":[86],"AHDL,":[87],"e.g.,":[88],"Verilog-A.":[89]},"counts_by_year":[],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}