{"id":"https://openalex.org/W4399108476","doi":"https://doi.org/10.1109/lats62223.2024.10534596","title":"Exploring trade-offs in multi-site wafer testing","display_name":"Exploring trade-offs in multi-site wafer testing","publication_year":2024,"publication_date":"2024-04-09","ids":{"openalex":"https://openalex.org/W4399108476","doi":"https://doi.org/10.1109/lats62223.2024.10534596"},"language":"en","primary_location":{"id":"doi:10.1109/lats62223.2024.10534596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lats62223.2024.10534596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 25th Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Bernardi","raw_affiliation_strings":["Politecnico di Torino,Italy","Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032827585","display_name":"Lorenzo Cardone","orcid":"https://orcid.org/0009-0008-7553-4839"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Lorenzo Cardone","raw_affiliation_strings":["Politecnico di Torino,Italy","Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031839947","display_name":"Tommaso Foscale","orcid":"https://orcid.org/0009-0000-0735-087X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Tommaso Foscale","raw_affiliation_strings":["Politecnico di Torino,Italy","Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":2.7813,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.8904214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6350668668746948},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.5893514752388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5250824689865112},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5242921710014343},{"id":"https://openalex.org/keywords/wafer-testing","display_name":"Wafer testing","score":0.5027668476104736},{"id":"https://openalex.org/keywords/wafer-level-packaging","display_name":"Wafer-level packaging","score":0.4702005982398987},{"id":"https://openalex.org/keywords/risk-analysis","display_name":"Risk analysis (engineering)","score":0.44047513604164124},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.36153513193130493},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35804545879364014},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.14893335103988647},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09947961568832397}],"concepts":[{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6350668668746948},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.5893514752388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5250824689865112},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5242921710014343},{"id":"https://openalex.org/C44445679","wikidata":"https://www.wikidata.org/wiki/Q2538844","display_name":"Wafer testing","level":3,"score":0.5027668476104736},{"id":"https://openalex.org/C2780288131","wikidata":"https://www.wikidata.org/wiki/Q4017648","display_name":"Wafer-level packaging","level":3,"score":0.4702005982398987},{"id":"https://openalex.org/C112930515","wikidata":"https://www.wikidata.org/wiki/Q4389547","display_name":"Risk analysis (engineering)","level":1,"score":0.44047513604164124},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.36153513193130493},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35804545879364014},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.14893335103988647},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09947961568832397},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lats62223.2024.10534596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lats62223.2024.10534596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 25th Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1508823115","https://openalex.org/W1604484545","https://openalex.org/W1683852835","https://openalex.org/W1981989018","https://openalex.org/W2035045696","https://openalex.org/W2048064703","https://openalex.org/W2122920290","https://openalex.org/W2162968317","https://openalex.org/W2512569446","https://openalex.org/W4210285252","https://openalex.org/W4250657101","https://openalex.org/W4295037076"],"related_works":["https://openalex.org/W2146366317","https://openalex.org/W2054845823","https://openalex.org/W2070188681","https://openalex.org/W2041316527","https://openalex.org/W2540312267","https://openalex.org/W2164231539","https://openalex.org/W2082419378","https://openalex.org/W2970498257","https://openalex.org/W2036313051","https://openalex.org/W2544983870"],"abstract_inverted_index":{"Wafer":[0],"testing":[1,62],"is":[2,39],"a":[3],"crucial":[4],"process":[5,14,38],"used":[6],"to":[7,23,52],"test":[8,29],"the":[9,20,57,65,77,80,87,93],"die":[10,35],"before":[11],"packaging.":[12],"The":[13,37],"has":[15],"undergone":[16],"significant":[17,42],"changes":[18],"in":[19,82],"past":[21],"year":[22],"reduce":[24],"costs":[25,43],"and":[26,34,44,63,105],"ensure":[27],"enough":[28],"coverage":[30],"while":[31],"preserving":[32],"machinery":[33],"integrity.":[36],"associated":[40],"with":[41],"consumes":[45],"considerable":[46],"time.In":[47],"this":[48,70,83],"paper,":[49],"we":[50],"aim":[51],"provide":[53],"an":[54],"overview":[55],"of":[56,60,69,72,79],"current":[58,94],"state":[59],"wafer":[61],"highlight":[64],"most":[66],"critical":[67,89],"aspects":[68],"type":[71],"testing.":[73,107],"We":[74],"will":[75],"discuss":[76],"direction":[78],"industry":[81],"sector":[84],"by":[85,92],"highlighting":[86],"potential":[88],"issues":[90],"introduced":[91],"technological":[95],"limit":[96],"when":[97],"implementing":[98],"future":[99],"technologies":[100],"like":[101],"denser":[102],"pad":[103],"disposition":[104],"multi-site":[106]},"counts_by_year":[{"year":2025,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}