{"id":"https://openalex.org/W4381746668","doi":"https://doi.org/10.1109/lats58125.2023.10154503","title":"Evaluating a New RRAM Manufacturing Test Strategy","display_name":"Evaluating a New RRAM Manufacturing Test Strategy","publication_year":2023,"publication_date":"2023-03-21","ids":{"openalex":"https://openalex.org/W4381746668","doi":"https://doi.org/10.1109/lats58125.2023.10154503"},"language":"en","primary_location":{"id":"doi:10.1109/lats58125.2023.10154503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lats58125.2023.10154503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 24th Latin American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082898315","display_name":"T. Copetti","orcid":"https://orcid.org/0000-0001-7591-6484"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"T. S. Copetti","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design - IDS,Germany","Chair of Integrated Digital Systems and Circuit Design - IDS, RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design - IDS,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Digital Systems and Circuit Design - IDS, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111439301","display_name":"A. Castelnuovo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123704","display_name":"NXP (Germany)","ror":"https://ror.org/0268h4j55","country_code":"DE","type":"company","lineage":["https://openalex.org/I109147379","https://openalex.org/I4210123704"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Castelnuovo","raw_affiliation_strings":["NXP Semiconductors,Germany","NXP Semiconductors, Germany"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors,Germany","institution_ids":["https://openalex.org/I4210123704"]},{"raw_affiliation_string":"NXP Semiconductors, Germany","institution_ids":["https://openalex.org/I4210123704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023628905","display_name":"Tobias Gemmeke","orcid":"https://orcid.org/0000-0003-1583-3411"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Gemmeke","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design - IDS,Germany","Chair of Integrated Digital Systems and Circuit Design - IDS, RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design - IDS,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Digital Systems and Circuit Design - IDS, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050123960","display_name":"L. M. Bolzani Poehls","orcid":"https://orcid.org/0000-0002-6043-1713"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"L. M. Bolzani Poehls","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design - IDS,Germany","Chair of Integrated Digital Systems and Circuit Design - IDS, RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design - IDS,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Digital Systems and Circuit Design - IDS, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082898315"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":1.0448,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76142681,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8079977035522461},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6309962868690491},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6274921298027039},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6262049674987793},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5555185675621033},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.49680545926094055},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4181501567363739},{"id":"https://openalex.org/keywords/test-strategy","display_name":"Test strategy","score":0.41422414779663086},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4014435112476349},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3695816993713379},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23432093858718872},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15558522939682007},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15116038918495178},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08427584171295166}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8079977035522461},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6309962868690491},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6274921298027039},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6262049674987793},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5555185675621033},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.49680545926094055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4181501567363739},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.41422414779663086},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4014435112476349},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3695816993713379},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23432093858718872},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15558522939682007},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15116038918495178},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08427584171295166},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lats58125.2023.10154503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lats58125.2023.10154503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 24th Latin American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1982533447","https://openalex.org/W2004823737","https://openalex.org/W2036850929","https://openalex.org/W2128485160","https://openalex.org/W2162651880","https://openalex.org/W2165911664","https://openalex.org/W2769029411","https://openalex.org/W2794194363","https://openalex.org/W2914881228","https://openalex.org/W3048746542","https://openalex.org/W3082899001","https://openalex.org/W3211176950","https://openalex.org/W4200136005","https://openalex.org/W4220791354","https://openalex.org/W4312372425","https://openalex.org/W4312534851","https://openalex.org/W6629648317"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2164493372","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885","https://openalex.org/W2018526396"],"abstract_inverted_index":{"Memristive":[0],"devices":[1,59],"represent":[2],"a":[3,95,113,149],"promising":[4],"candidate":[5],"to":[6,12,15,24,64,101,136,139,163],"complement":[7],"the":[8,36,54,118,146,152,157],"CMOS":[9,17],"technology":[10,19,121],"due":[11],"their":[13,66],"ability":[14,138],"overcome":[16],"device":[18],"limits":[20],"as":[21,23,84,86],"well":[22,85],"implement":[25],"not":[26],"only":[27],"memory":[28],"but":[29],"also":[30],"computing":[31],"elements.":[32],"These":[33],"characteristics":[34],"make":[35],"implementation":[37,87,97],"of":[38,46,56,78],"emerging":[39],"applications":[40],"with":[41,134,160],"strict":[42],"constraints":[43],"in":[44,76],"terms":[45,77],"performance,":[47],"area":[48],"and":[49,123,142,155],"power":[50],"consumption":[51],"possible.":[52],"However,":[53],"adoption":[55],"these":[57],"novel":[58],"depends":[60],"on":[61,112],"being":[62],"able":[63],"guarantee":[65],"quality":[67],"after":[68],"manufacturing.":[69],"High-volume":[70],"manufacturing":[71,165],"tests":[72],"pose":[73],"significant":[74],"challenges":[75],"fault":[79],"detection":[80],"capability,":[81],"test":[82,102,166],"time":[83],"overheads.":[88],"In":[89],"this":[90,92],"context,":[91],"paper":[93,147],"proposes":[94],"new":[96,129],"Design-for-Testability":[98],"(DfT)":[99],"strategy":[100,131],"Resistive":[103],"Random":[104],"Access":[105],"Memories":[106],"(RRAMs).":[107],"A":[108],"case":[109],"study":[110],"based":[111],"RRAM":[114,164],"was":[115,132],"implemented":[116],"using":[117],"28nm":[119],"TSMC":[120],"library":[122],"validated":[124],"through":[125],"electrical":[126],"simulations.":[127],"The":[128],"DfT":[130],"evaluated":[133],"respect":[135],"its":[137],"detect":[140],"unique":[141],"conventional":[143],"faults.":[144],"Finally,":[145],"presents":[148],"discussion":[150],"about":[151],"introduced":[153],"overheads":[154],"compares":[156],"proposed":[158],"approach":[159],"state-of-the-art":[161],"related":[162],"strategies.":[167]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}