{"id":"https://openalex.org/W3024909780","doi":"https://doi.org/10.1109/lats49555.2020.9093683","title":"Circuit Level Design Methods to Mitigate Soft Errors","display_name":"Circuit Level Design Methods to Mitigate Soft Errors","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3024909780","doi":"https://doi.org/10.1109/lats49555.2020.9093683","mag":"3024909780"},"language":"en","primary_location":{"id":"doi:10.1109/lats49555.2020.9093683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lats49555.2020.9093683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["Instituto de Informatica, PGMICRO/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)"],"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, PGMICRO/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016825373","display_name":"Cristina Meinhardt","orcid":"https://orcid.org/0000-0003-1088-1000"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Cristina Meinhardt","raw_affiliation_strings":["Departamento de Inform\u00e1tica e Estat\u00edstica, Universidade Federal de Santa Catarina (UFSC)"],"affiliations":[{"raw_affiliation_string":"Departamento de Inform\u00e1tica e Estat\u00edstica, Universidade Federal de Santa Catarina (UFSC)","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004138848","display_name":"Alexandra L. Zimpeck","orcid":"https://orcid.org/0000-0002-3583-1002"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alexandra L. Zimpeck","raw_affiliation_strings":["Instituto de Informatica, PGMICRO/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)"],"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, PGMICRO/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001630532","display_name":"Leonardo H. Brendler","orcid":"https://orcid.org/0000-0002-8055-9597"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leonardo H. Brendler","raw_affiliation_strings":["Instituto de Informatica, PGMICRO/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)"],"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, PGMICRO/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014497484","display_name":"L. B. Moraes","orcid":"https://orcid.org/0000-0002-5152-319X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leonardo Moraes","raw_affiliation_strings":["Instituto de Informatica, PGMICRO/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)"],"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, PGMICRO/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5108043721"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.411,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60272205,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7130852341651917},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6704844236373901},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6474571824073792},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.5709725022315979},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5583754181861877},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.558047354221344},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4686018228530884},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4494306445121765},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4261142611503601},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39478617906570435},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3826628625392914},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30866339802742004},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2746833860874176},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23481270670890808},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17507275938987732},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14405027031898499},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.14083191752433777}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7130852341651917},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6704844236373901},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6474571824073792},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.5709725022315979},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5583754181861877},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.558047354221344},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4686018228530884},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4494306445121765},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4261142611503601},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39478617906570435},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3826628625392914},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30866339802742004},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2746833860874176},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23481270670890808},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17507275938987732},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14405027031898499},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.14083191752433777},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lats49555.2020.9093683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lats49555.2020.9093683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Latin-American Test Symposium (LATS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W94993085","https://openalex.org/W2014840902","https://openalex.org/W2027132674","https://openalex.org/W2054210827","https://openalex.org/W2116118782","https://openalex.org/W2144613608","https://openalex.org/W2894740930","https://openalex.org/W2912161419","https://openalex.org/W2941700911","https://openalex.org/W2966605440","https://openalex.org/W2977015802","https://openalex.org/W3002131539","https://openalex.org/W3204535293"],"related_works":["https://openalex.org/W2383563100","https://openalex.org/W2393658466","https://openalex.org/W4248234938","https://openalex.org/W2914442136","https://openalex.org/W2368652795","https://openalex.org/W2391880898","https://openalex.org/W2126983197","https://openalex.org/W4389672975","https://openalex.org/W1981084410","https://openalex.org/W2744948163"],"abstract_inverted_index":{"The":[0,44,153,167],"mitigation":[1,170],"of":[2,46,63,95,138,144,216,225],"soft":[3,168],"errors":[4],"should":[5],"be":[6],"considered":[7],"in":[8,163,206],"all":[9,90,136],"design":[10,30],"abstraction":[11],"levels,":[12],"from":[13],"a":[14,164,178],"high":[15],"level":[16],"to":[17,41,53,66,118,181],"the":[18,26,54,61,67,73,79,96,99,102,108,123,126,142,192,196,200,203,207,214],"physical":[19,29],"one.":[20],"This":[21],"tutorial":[22],"is":[23,37,78,105,129,213,220],"focused":[24],"on":[25,231],"circuit":[27],"and":[28,175,199],"levels.":[31],"Transistor":[32],"reordering":[33],"or":[34],"transistor":[35,87],"arrangements":[36],"an":[38,223],"important":[39],"way":[40],"improve":[42],"robustness.":[43],"placement":[45],"serial":[47],"transistors":[48],"as":[49,51],"far":[50,133],"possible":[52],"cell":[55],"output":[56],"improves":[57],"at":[58,110],"least":[59],"4.9%":[60],"robustness":[62],"logic":[64,91],"cells":[65,160,205],"power":[68],"variability,":[69],"reaching":[70],"7%":[71],"for":[72,135,150,177],"AOI21":[74,193],"cell.":[75],"Another":[76,210],"issue":[77],"SET":[80],"response":[81],"under":[82],"process":[83],"variability":[84,226],"using":[85,228],"different":[86],"topologies.":[88],"For":[89,122],"functions":[92],"analyzed,":[93],"regardless":[94],"adopted":[97],"topology,":[98,198],"LETth":[100,109],"considering":[101],"WFF":[103],"impact":[104],"smaller":[106],"than":[107,132],"ideal":[111],"conditions.":[112],"Circuit-Level":[113],"hardening":[114],"techniques":[115],"are":[116,147],"used":[117],"mitigate":[119],"Soft":[120],"Errors.":[121],"near-threshold":[124],"regime,":[125],"close":[127,197],"topology":[128,134],"less":[130],"sensitive":[131],"levels":[137],"LET":[139,179],"investigated.":[140],"However,":[141],"gains":[143],"this":[145],"technique":[146,211],"more":[148],"significant":[149],"lower":[151],"LETs.":[152],"same":[154],"tendency":[155],"was":[156],"verified":[157],"when":[158,191,227],"decoupling":[159,204],"were":[161],"connected":[162],"NAND2":[165,201],"output.":[166],"error":[169],"can":[171],"reach":[172],"around":[173],"37%":[174],"24.5%":[176],"equal":[180],"20MeV.cm":[182],"<sup":[183,188],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[184,189],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[185],".":[186],"mg":[187],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u22121</sup>":[190],"gate":[194],"adopts":[195],"adds":[202],"output,":[208],"respectively.":[209],"explored":[212],"use":[215],"sleep":[217],"transistors.":[218],"It":[219],"also":[221],"done":[222],"evaluation":[224],"Schmitt":[229],"Trigger":[230],"full":[232],"adders'":[233],"layouts.":[234]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}