{"id":"https://openalex.org/W7147165131","doi":"https://doi.org/10.1109/lascas67804.2026.11457177","title":"ASIC Design and Implementation of Low-Latency and High-Throughput FFT and IFFT","display_name":"ASIC Design and Implementation of Low-Latency and High-Throughput FFT and IFFT","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147165131","doi":"https://doi.org/10.1109/lascas67804.2026.11457177"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5132576487","display_name":"Lucas Pereira do Amaral","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Lucas Pereira do Amaral","raw_affiliation_strings":["INF/UFRGS, Connect 5G &#x0026; Magma Project,Porto Alegre,Brazil"],"affiliations":[{"raw_affiliation_string":"INF/UFRGS, Connect 5G &#x0026; Magma Project,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018449089","display_name":"Pedro T. L. Pereira","orcid":"https://orcid.org/0000-0001-5231-3963"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Pedro Tau\u00e3 Lopes Pereira","raw_affiliation_strings":["INF/UFRGS,Porto Alegre,Brazil"],"affiliations":[{"raw_affiliation_string":"INF/UFRGS,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016210524","display_name":"Mateus Grellert","orcid":"https://orcid.org/0000-0003-0600-7054"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mateus Grellert","raw_affiliation_strings":["INF/UFRGS, PGMICRO,Porto Alegre,Brazil"],"affiliations":[{"raw_affiliation_string":"INF/UFRGS, PGMICRO,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064852217","display_name":"Gabriel L. Nazar","orcid":"https://orcid.org/0000-0001-7202-7139"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gabriel Luca Nazar","raw_affiliation_strings":["INF/UFRGS,Porto Alegre,Brazil"],"affiliations":[{"raw_affiliation_string":"INF/UFRGS,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5132576487"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.93682678,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9790999889373779,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9790999889373779,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.006399999838322401,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.001500000013038516,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7608000040054321},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.6761000156402588},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6187000274658203},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5882999897003174},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5062000155448914},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46799999475479126},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43950000405311584},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.428600013256073},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.41589999198913574}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7608000040054321},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7117999792098999},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.6761000156402588},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6187000274658203},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5882999897003174},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5062000155448914},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4821999967098236},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46799999475479126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4449000060558319},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43950000405311584},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.428600013256073},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.41589999198913574},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4115999937057495},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.399399995803833},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.39079999923706055},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.38370001316070557},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3411000072956085},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3328999876976013},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33059999346733093},{"id":"https://openalex.org/C4697666","wikidata":"https://www.wikidata.org/wiki/Q7857913","display_name":"Twiddle factor","level":5,"score":0.3240000009536743},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.31520000100135803},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.31520000100135803},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.29910001158714294},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.29809999465942383},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.296099990606308},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.2768000066280365},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.2766000032424927},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.26669999957084656},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.265500009059906},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.25760000944137573},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.25619998574256897}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44368642568588257}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1632838543","https://openalex.org/W1822629720","https://openalex.org/W2049928955","https://openalex.org/W2052363354","https://openalex.org/W2061171222","https://openalex.org/W2069441027","https://openalex.org/W2106805276","https://openalex.org/W2134128809","https://openalex.org/W2155470578","https://openalex.org/W3203564148","https://openalex.org/W4206329654","https://openalex.org/W4288391459","https://openalex.org/W4295885097","https://openalex.org/W4385453519","https://openalex.org/W4399426035","https://openalex.org/W4416771862"],"related_works":[],"abstract_inverted_index":{"The":[0,63],"Fast":[1],"Fourier":[2],"Transform":[3],"(FFT)":[4],"and":[5,22,85,105,118,128,142],"its":[6,37],"inverse":[7],"(iFFT),":[8],"foundational":[9],"to":[10,32,121,135],"digital":[11],"signal":[12],"processing":[13],"since":[14],"Fourier's":[15],"19th-century":[16],"theory,":[17],"enable":[18],"frequency-domain":[19],"data":[20,25],"analysis":[21],"efficient,":[23],"high-speed":[24],"transmission.":[26],"However,":[27],"numerous":[28],"operations":[29],"are":[30,131],"required":[31],"process":[33],"the":[34,52,139],"FFT/iFFT,":[35],"limiting":[36],"employment":[38],"in":[39,57,145],"embedded":[40],"applications.":[41],"This":[42],"paper":[43],"presents":[44],"a":[45,68,97],"low-latency,":[46],"high-throughput":[47],"FFT/iFFT":[48],"design":[49],"based":[50],"on":[51],"Cooley-Tukey":[53],"radix-2":[54],"algorithm,":[55],"implemented":[56],"TSMC":[58],"65":[59],"nm":[60],"LP":[61],"CMOS.":[62],"parameterized,":[64],"pipelined":[65],"architecture":[66],"achieves":[67],"latency":[69],"of":[70],"<tex":[71,79,113],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[72,80,114],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\log":[73],"_{2}":[74],"N$</tex>":[75],"cycles,":[76],"operates":[77],"at":[78],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$200":[81],"M":[82],"H":[83],"z$</tex>,":[84],"delivers":[86],"one":[87],"output":[88],"per":[89],"cycle":[90],"with":[91,107,133],"680.3":[92],"mW":[93],"power":[94],"consumption":[95],"for":[96],"128-point":[98],"transform.":[99],"Optimizations":[100],"include":[101],"twiddle":[102],"factor":[103],"symmetry":[104],"pipelining,":[106],"synthesis":[108],"results":[109],"showing":[110],"competitive":[111],"area":[112],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\left(2.156":[115],"m":[116],"m^{2}\\right)$</tex>":[117],"performance":[119],"compared":[120],"prior":[122],"works.":[123],"Theoretical":[124],"foundations,":[125],"hardware":[126],"architecture,":[127],"optimization":[129],"strategies":[130],"provided,":[132],"comparisons":[134],"literature":[136],"benchmarks,":[137],"showcasing":[138],"design's":[140],"scalability":[141],"high-performance":[143],"applicability":[144],"modern":[146],"DSP":[147],"systems.":[148]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}