{"id":"https://openalex.org/W7147235750","doi":"https://doi.org/10.1109/lascas67804.2026.11457176","title":"Machine Learning-Based Error Estimation for Efficient Approximate Logic Synthesis","display_name":"Machine Learning-Based Error Estimation for Efficient Approximate Logic Synthesis","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147235750","doi":"https://doi.org/10.1109/lascas67804.2026.11457176"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5132655861","display_name":"Kendall Rivera-Solano","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":true,"raw_author_name":"Kendall Rivera-Solano","raw_affiliation_strings":["Instituto Tecnol&#x00F3;gico de Costa Rica,Cartago,Costa Rica"],"affiliations":[{"raw_affiliation_string":"Instituto Tecnol&#x00F3;gico de Costa Rica,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034990601","display_name":"Luis G. Le\u00f3n-Vega","orcid":"https://orcid.org/0000-0002-3263-7853"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Luis G. Le\u00f3n-Vega","raw_affiliation_strings":["Instituto Tecnol&#x00F3;gico de Costa Rica,Cartago,Costa Rica"],"affiliations":[{"raw_affiliation_string":"Instituto Tecnol&#x00F3;gico de Costa Rica,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103896848","display_name":"Erick Carvajal Barboza","orcid":null},"institutions":[{"id":"https://openalex.org/I31944674","display_name":"Universidad de Costa Rica","ror":"https://ror.org/02yzgww51","country_code":"CR","type":"education","lineage":["https://openalex.org/I31944674"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Erick Carvajal Barboza","raw_affiliation_strings":["Universidad de Costa Rica,San Jos&#x00E9;,Costa Rica"],"affiliations":[{"raw_affiliation_string":"Universidad de Costa Rica,San Jos&#x00E9;,Costa Rica","institution_ids":["https://openalex.org/I31944674"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051404579","display_name":"J. Castro Godinez","orcid":"https://orcid.org/0000-0003-4808-4904"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Jorge Castro-God\u00ednez","raw_affiliation_strings":["Instituto Tecnol&#x00F3;gico de Costa Rica,Cartago,Costa Rica"],"affiliations":[{"raw_affiliation_string":"Instituto Tecnol&#x00F3;gico de Costa Rica,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5132655861"],"corresponding_institution_ids":["https://openalex.org/I145372079"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.91873904,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.870199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.870199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.05790000036358833,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.013000000268220901,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7246000170707703},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.6625000238418579},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5863000154495239},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5699999928474426},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5166000127792358},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.48489999771118164},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45239999890327454},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41760000586509705},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4023999869823456},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.38199999928474426}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7246000170707703},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6746000051498413},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.6625000238418579},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5863000154495239},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5699999928474426},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5166000127792358},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.48489999771118164},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46480000019073486},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45239999890327454},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41760000586509705},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4023999869823456},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.38199999928474426},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.365200012922287},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36309999227523804},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.35100001096725464},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.35089999437332153},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.34950000047683716},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.337799996137619},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.31859999895095825},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.3091999888420105},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2989000082015991},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.29840001463890076},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.27559998631477356},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.2734000086784363},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.2694999873638153},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.2603999972343445},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.25589999556541443},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.25519999861717224},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2549999952316284}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4870642423629761,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W2054095206","https://openalex.org/W2162256736","https://openalex.org/W2295598076","https://openalex.org/W2612139336","https://openalex.org/W2798842472","https://openalex.org/W2801687808","https://openalex.org/W3017136817","https://openalex.org/W3034464722","https://openalex.org/W3040114917","https://openalex.org/W3071517735","https://openalex.org/W3110814181","https://openalex.org/W3146543203","https://openalex.org/W3175285233","https://openalex.org/W3210573375","https://openalex.org/W4282563753","https://openalex.org/W4394938894","https://openalex.org/W4406875079","https://openalex.org/W4407411797"],"related_works":[],"abstract_inverted_index":{"Approximate":[0],"Logic":[1],"Synthesis":[2],"(ALS)":[3],"enables":[4],"reduced":[5],"area":[6],"and":[7,21,102,114,143],"power":[8],"consumption":[9],"in":[10,17,66],"digital":[11,67],"circuits":[12,18],"by":[13,63,75],"introducing":[14],"controlled":[15],"errors":[16],"for":[19,72,129,138,150,161],"error":[20,61,141,164,170],"fault-tolerant":[22],"applications.":[23],"Traditional":[24],"ALS,":[25],"particularly":[26],"based":[27],"on":[28,33],"netlist":[29],"transformation":[30],"methods,":[31],"relies":[32],"exhaustive":[34,178],"simulations":[35,74,83,179],"to":[36,58,99,133,145,156,177],"evaluate":[37],"each":[38],"approximation's":[39],"impact,":[40],"creating":[41],"a":[42,54,78,91,139,151,162],"computational":[43],"bottleneck":[44],"that":[45,96],"limits":[46,174],"design":[47,87,130,153,183],"space":[48,184],"exploration":[49],"efficiency.":[50],"This":[51],"work":[52],"proposes":[53],"machine":[55],"learning-based":[56],"approach":[57],"predict":[59],"the":[60,70,85,122],"introduced":[62],"gate":[64],"elimination":[65],"circuits,":[68],"reducing":[69],"need":[71],"costly":[73],"requiring":[76],"only":[77],"limited":[79],"number":[80],"of":[81,105],"reference":[82],"during":[84],"iterative":[86],"process.":[88],"We":[89],"develop":[90],"comprehensive":[92],"feature":[93],"extraction":[94],"framework":[95],"analyzes":[97],"up":[98,132,144],"154":[100],"structural":[101],"topological":[103],"characteristics":[104],"circuit":[106,160],"netlists,":[107],"including":[108],"connectivity":[109],"patterns,":[110],"logic":[111],"levels,":[112],"controllability,":[113],"observability":[115],"metrics.":[116],"Our":[117,166],"proposed":[118,167],"approach,":[119],"integrated":[120],"into":[121],"AxLS":[123],"state-of-the-art":[124],"tool,":[125],"delivers":[126],"outstanding":[127],"speedup":[128],"explorations:":[131],"<tex":[134,146],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[135,147],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$700":[136],"\\times$</tex>":[137,149],"single":[140],"evaluation,":[142],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$28":[148],"complete":[152],"exploration,":[154],"aimed":[155],"find":[157],"an":[158],"approximate":[159],"particular":[163],"threshold.":[165],"method":[168],"maintains":[169],"estimations":[171],"within":[172],"acceptable":[173],"with":[175],"respect":[176],"while":[180],"enabling":[181],"rapid":[182],"exploration.":[185]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}