{"id":"https://openalex.org/W7147505563","doi":"https://doi.org/10.1109/lascas67804.2026.11457171","title":"HiLDA: High Level Design Application","display_name":"HiLDA: High Level Design Application","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147505563","doi":"https://doi.org/10.1109/lascas67804.2026.11457171"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114201830","display_name":"Lucas Dornas Xavier","orcid":null},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Lucas Xavier","raw_affiliation_strings":["University of Brasilia,Mechatronics Graduate Program,Department of Mechanical Engineering,Brasilia,DF,Brazil"],"affiliations":[{"raw_affiliation_string":"University of Brasilia,Mechatronics Graduate Program,Department of Mechanical Engineering,Brasilia,DF,Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050811383","display_name":"Daniel M. Mu\u00f1oz","orcid":"https://orcid.org/0000-0002-9219-6463"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Daniel M. Mu\u00f1oz","raw_affiliation_strings":["University of Brasilia,Faculty of Science and Technology in Engineering, Electronics Engineering Undergraduate Program,Brasilia,DF,Brazil"],"affiliations":[{"raw_affiliation_string":"University of Brasilia,Faculty of Science and Technology in Engineering, Electronics Engineering Undergraduate Program,Brasilia,DF,Brazil","institution_ids":["https://openalex.org/I150729083"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5114201830"],"corresponding_institution_ids":["https://openalex.org/I150729083"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.9623494,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7117000222206116,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7117000222206116,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.07000000029802322,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.03150000050663948,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5544999837875366},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.5321000218391418},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.49300000071525574},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48069998621940613},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.47589999437332153},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4749999940395355},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.36000001430511475},{"id":"https://openalex.org/keywords/development","display_name":"Development (topology)","score":0.34130001068115234}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6474999785423279},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5544999837875366},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.5321000218391418},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5067999958992004},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.49300000071525574},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48069998621940613},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.47589999437332153},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4749999940395355},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.36419999599456787},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.36000001430511475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34940001368522644},{"id":"https://openalex.org/C2776542497","wikidata":"https://www.wikidata.org/wiki/Q5266672","display_name":"Development (topology)","level":2,"score":0.34130001068115234},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.310699999332428},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.30880001187324524},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.30720001459121704},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.30059999227523804},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.29660001397132874},{"id":"https://openalex.org/C139968098","wikidata":"https://www.wikidata.org/wiki/Q3055454","display_name":"Development environment","level":2,"score":0.2847999930381775},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.2766000032424927},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2702000141143799},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26820001006126404},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.2662000060081482},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2590000033378601},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.25769999623298645},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.25110000371932983}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.7526242733001709}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2078880443","https://openalex.org/W2111681923","https://openalex.org/W2123761437","https://openalex.org/W2304229193","https://openalex.org/W2581964774","https://openalex.org/W2899915146","https://openalex.org/W3006366566","https://openalex.org/W4376456412","https://openalex.org/W4415117380"],"related_works":[],"abstract_inverted_index":{"Code":[0],"generators":[1,28],"are":[2],"widely":[3],"used":[4,70],"in":[5],"hardware":[6,87],"development":[7,12],"and":[8,55,64,90],"can":[9],"accelerate":[10],"the":[11,24,31,52,56,73,80],"stages.":[13],"This":[14],"paper":[15,48],"presents":[16],"HiLDA,":[17],"a":[18,65],"set":[19],"of":[20,26,33,75,82],"tools":[21,84],"for":[22,36],"centralizing":[23],"use":[25,32],"code":[27],"to":[29,71,85],"explore":[30],"regular":[34],"structures":[35],"FPGA":[37],"design.":[38],"Although":[39],"HiLDA":[40],"is":[41],"based":[42],"on":[43,51],"three":[44],"main":[45],"tools,":[46],"this":[47],"focuses":[49],"only":[50],"FSM":[53,63],"generator":[54],"RTL":[57,67],"generator.":[58],"Two":[59],"functional":[60],"circuits,":[61],"one":[62],"complex":[66],"structure,":[68],"were":[69],"demonstrate":[72],"functionalities":[74],"HiLDA.":[76],"These":[77],"results":[78],"highlight":[79],"potential":[81],"generation":[83],"aid":[86],"design":[88],"workflows":[89],"reduce":[91],"human":[92],"error.":[93]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}