{"id":"https://openalex.org/W7147725816","doi":"https://doi.org/10.1109/lascas67804.2026.11457156","title":"RISC-V Area-Optimized ASIC Design with a Multi-Height 7nm FinFET Standard Cell Library","display_name":"RISC-V Area-Optimized ASIC Design with a Multi-Height 7nm FinFET Standard Cell Library","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147725816","doi":"https://doi.org/10.1109/lascas67804.2026.11457156"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030489748","display_name":"Matheus Gallarreta Zubiaurre Lemos","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","SK","US"],"is_corresponding":true,"raw_author_name":"Matheus Lemos","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PPGC - PGMICRO"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PPGC - PGMICRO","institution_ids":["https://openalex.org/I94328231","https://openalex.org/I4210152232","https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014665201","display_name":"Clayton R. Farias","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","US"],"is_corresponding":false,"raw_author_name":"Clayton R. Farias","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) - School of Engineering - PGMICRO"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) - School of Engineering - PGMICRO","institution_ids":["https://openalex.org/I94328231","https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132631669","display_name":"Paulo F. Butzen","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","US"],"is_corresponding":false,"raw_author_name":"Paulo F. Butzen","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) - School of Engineering - PGMICRO"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) - School of Engineering - PGMICRO","institution_ids":["https://openalex.org/I94328231","https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046167370","display_name":"Jos\u00e9 Rodrigo Azambuja","orcid":"https://orcid.org/0000-0002-2627-5075"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","SK","US"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Rodrigo Azambuja","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PPGC - PGMICRO"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PPGC - PGMICRO","institution_ids":["https://openalex.org/I94328231","https://openalex.org/I4210152232","https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030489748"],"corresponding_institution_ids":["https://openalex.org/I130442723","https://openalex.org/I4210152232","https://openalex.org/I94328231"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.93788857,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6315000057220459,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6315000057220459,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.24799999594688416,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.027300000190734863,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8888000249862671},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6499999761581421},{"id":"https://openalex.org/keywords/novelty","display_name":"Novelty","score":0.5812000036239624},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5317999720573425},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5070000290870667},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4011000096797943},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3747999966144562},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.34619998931884766}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8888000249862671},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6499999761581421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5874999761581421},{"id":"https://openalex.org/C2778738651","wikidata":"https://www.wikidata.org/wiki/Q16546687","display_name":"Novelty","level":2,"score":0.5812000036239624},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5317999720573425},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5070000290870667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4643999934196472},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4239000082015991},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4011000096797943},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39399999380111694},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3747999966144562},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36419999599456787},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.34619998931884766},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.34380000829696655},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.33799999952316284},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3327000141143799},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32600000500679016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3188999891281128},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.30219998955726624},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2944999933242798},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.2630000114440918},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.26159998774528503},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.2531999945640564},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.2522999942302704}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5410917401313782,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2030338488","https://openalex.org/W2054095206","https://openalex.org/W2068766249","https://openalex.org/W2342916071","https://openalex.org/W2346205343","https://openalex.org/W2744771023","https://openalex.org/W2772390328","https://openalex.org/W2773750423","https://openalex.org/W2787310733","https://openalex.org/W2887097953","https://openalex.org/W3091203462","https://openalex.org/W3210272314"],"related_works":[],"abstract_inverted_index":{"The":[0,83],"continuous":[1],"scaling":[2],"of":[3,38,62,70,85,119],"semiconductor":[4],"technology":[5],"drives":[6],"the":[7,35,39,60,67,86,117],"demand":[8],"for":[9,51,129],"integrated":[10],"circuits":[11],"with":[12,104],"higher":[13],"performance":[14],"and":[15,80,106,125],"smaller":[16],"area.":[17],"In":[18],"this":[19,63,112],"context,":[20],"standard":[21,47],"cell":[22,48],"libraries":[23,57],"play":[24],"a":[25,44,71,91,100],"key":[26],"role":[27],"in":[28,66,94,122],"optimizing":[29],"digital":[30],"designs.":[31],"This":[32],"paper":[33],"presents":[34],"ASIC":[36,134],"implementation":[37],"PicoRV32":[40],"RISC-V":[41,133],"CPU":[42],"using":[43],"4.5-Tracks":[45,88],"multi-height":[46,56,120],"library":[49,89],"tailored":[50],"7nm":[52],"FinFET":[53],"technology.":[54],"While":[55],"are":[58],"established,":[59],"novelty":[61],"work":[64],"lies":[65],"practical":[68,127],"demonstration":[69],"complete":[72],"back-end":[73],"implementation,":[74],"including":[75],"logic":[76],"synthesis,":[77],"placement,":[78],"routing,":[79],"area":[81,97,131],"optimization.":[82],"utilization":[84],"proposed":[87],"achieves":[90],"29%":[92],"reduction":[93],"overall":[95],"core":[96],"compared":[98],"to":[99,111],"conventional":[101],"6-Tracks":[102],"library,":[103],"DFFR":[105],"XNOR2":[107],"cells":[108,121],"contributing":[109],"most":[110],"reduction.":[113],"These":[114],"results":[115],"highlight":[116],"effectiveness":[118],"real-world":[123],"designs":[124],"provide":[126],"guidance":[128],"future":[130],"optimized":[132],"developments.":[135]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}