{"id":"https://openalex.org/W7147596597","doi":"https://doi.org/10.1109/lascas67804.2026.11457152","title":"RF Design-Oriented ACM Model Generation Using Parametric Test and Machine Learning Regression in 28nm FD-SOI CMOS Technology","display_name":"RF Design-Oriented ACM Model Generation Using Parametric Test and Machine Learning Regression in 28nm FD-SOI CMOS Technology","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147596597","doi":"https://doi.org/10.1109/lascas67804.2026.11457152"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5132695875","display_name":"C. A. Dobrin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"C. A. Dobrin","raw_affiliation_strings":["STMicroelectronics,Crolles,France,38920"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France,38920","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132541162","display_name":"D. G. Alves Neto","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. G. Alves Neto","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I899635006","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046885551","display_name":"David Gaidioz","orcid":"https://orcid.org/0000-0002-5192-7426"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Gaidioz","raw_affiliation_strings":["STMicroelectronics,Crolles,France,38920"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France,38920","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082431812","display_name":"Philippe Cathelin","orcid":"https://orcid.org/0000-0001-5603-3352"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Cathelin","raw_affiliation_strings":["STMicroelectronics,Crolles,France,38920"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France,38920","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057267077","display_name":"Sylvain Bourdel","orcid":"https://orcid.org/0000-0001-9930-9945"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Bourdel","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I899635006","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5132698861","display_name":"M. J. Barragan","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. J. Barragan","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I899635006","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5132695875"],"corresponding_institution_ids":["https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.96506024,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.8774999976158142,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.8774999976158142,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.051899999380111694,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.030799999833106995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7753000259399414},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5999000072479248},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5738000273704529},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5694000124931335},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5652999877929688},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49570000171661377},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4551999866962433},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.45210000872612}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7753000259399414},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5999000072479248},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5738000273704529},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5694000124931335},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5652999877929688},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5479000210762024},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5356000065803528},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49570000171661377},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4551999866962433},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.45210000872612},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.43720000982284546},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.4311000108718872},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4244999885559082},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.40209999680519104},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4018999934196472},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36559998989105225},{"id":"https://openalex.org/C24574437","wikidata":"https://www.wikidata.org/wiki/Q7135228","display_name":"Parametric model","level":3,"score":0.3301999866962433},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.31520000100135803},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.31450000405311584},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.30720001459121704},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28790000081062317},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.27880001068115234},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.27810001373291016},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.271699994802475},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.257099986076355}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2079826846","https://openalex.org/W2114750951","https://openalex.org/W3024800269","https://openalex.org/W4291653267","https://openalex.org/W4311306050","https://openalex.org/W4387717479","https://openalex.org/W4399849577","https://openalex.org/W4400230094","https://openalex.org/W4402572455","https://openalex.org/W4403122924","https://openalex.org/W4415398277"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,38,71,122],"methodology":[4,120],"for":[5,25,112,124],"extracting":[6],"design-oriented":[7],"MOS":[8],"transistor":[9,46],"models":[10],"from":[11,57],"wafer-level":[12],"parametric":[13],"test":[14,96],"(PT)":[15],"data,":[16],"enabling":[17],"accurate":[18],"post-fabrication":[19,126],"circuit":[20,127],"characterization":[21],"that":[22,74],"inherently":[23],"accounts":[24],"process":[26,130],"variability.":[27],"Leveraging":[28],"an":[29],"advanced":[30],"compact":[31],"MOSFET":[32],"(ACM)":[33],"model,":[34],"the":[35,77,116,119],"approach":[36],"employs":[37],"neural":[39],"network":[40],"regressor":[41],"to":[42],"predict":[43],"critical":[44],"RF":[45,90],"parameters,":[47],"including":[48],"DC":[49],"characteristics,":[50],"parasitic":[51],"capacitances,":[52],"and":[53,86,129],"excess":[54],"noise":[55],"factor,":[56],"standard":[58],"PT":[59],"measurements":[60],"routinely":[61],"collected":[62],"during":[63],"production.":[64],"The":[65],"regressed":[66],"parameters":[67],"are":[68],"gathered":[69],"into":[70],"Verilog-A":[72],"component":[73],"faithfully":[75],"represents":[76],"electrical":[78],"behavior":[79],"of":[80,89,118],"fabricated":[81],"transistors,":[82],"facilitating":[83],"variability-aware":[84],"simulation":[85],"performance":[87],"analysis":[88],"integrated":[91],"circuits":[92],"without":[93],"requiring":[94],"additional":[95],"structures":[97],"or":[98],"any":[99],"measurement":[100],"overhead.":[101],"Validation":[102],"on":[103],"28":[104],"nm":[105],"FD-SOI":[106],"technology":[107],"shows":[108],"high":[109],"prediction":[110],"accuracy":[111],"NMOS":[113],"devices,":[114],"confirming":[115],"effectiveness":[117],"as":[121],"tool":[123],"supporting":[125],"simulations":[128],"variability":[131],"management.":[132]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}