{"id":"https://openalex.org/W7147192272","doi":"https://doi.org/10.1109/lascas67804.2026.11457146","title":"Strategies for Scaling Up RL-Based Multiplier Architectures to Higher Bit-Widths","display_name":"Strategies for Scaling Up RL-Based Multiplier Architectures to Higher Bit-Widths","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147192272","doi":"https://doi.org/10.1109/lascas67804.2026.11457146"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020670687","display_name":"R L Alfonso M\u00e9ndez","orcid":null},"institutions":[{"id":"https://openalex.org/I36243813","display_name":"Universidad Nacional de Colombia","ror":"https://ror.org/059yx9a68","country_code":"CO","type":"education","lineage":["https://openalex.org/I36243813"]}],"countries":["CO"],"is_corresponding":true,"raw_author_name":"Ronny Alberto Rueda M\u00e9ndez","raw_affiliation_strings":["Universidad Nacional de Colombia,Department of Electrical and Electronic Engineering,Bogot&#x00E1;,Colombia"],"affiliations":[{"raw_affiliation_string":"Universidad Nacional de Colombia,Department of Electrical and Electronic Engineering,Bogot&#x00E1;,Colombia","institution_ids":["https://openalex.org/I36243813"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124348808","display_name":"Juan Sebasti\u00e1n Caviedes Bernal","orcid":null},"institutions":[{"id":"https://openalex.org/I36243813","display_name":"Universidad Nacional de Colombia","ror":"https://ror.org/059yx9a68","country_code":"CO","type":"education","lineage":["https://openalex.org/I36243813"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Juan Sebasti\u00e1n Caviedes Bernal","raw_affiliation_strings":["Universidad Nacional de Colombia,Department of Electrical and Electronic Engineering,Bogot&#x00E1;,Colombia"],"affiliations":[{"raw_affiliation_string":"Universidad Nacional de Colombia,Department of Electrical and Electronic Engineering,Bogot&#x00E1;,Colombia","institution_ids":["https://openalex.org/I36243813"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023097265","display_name":"Johan Sebasti\u00e1n Eslava Garz\u00f3n","orcid":null},"institutions":[{"id":"https://openalex.org/I36243813","display_name":"Universidad Nacional de Colombia","ror":"https://ror.org/059yx9a68","country_code":"CO","type":"education","lineage":["https://openalex.org/I36243813"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Johan Sebasti\u00e1n Eslava Garz\u00f3n","raw_affiliation_strings":["Universidad Nacional de Colombia,Department of Electrical and Electronic Engineering,Bogot&#x00E1;,Colombia"],"affiliations":[{"raw_affiliation_string":"Universidad Nacional de Colombia,Department of Electrical and Electronic Engineering,Bogot&#x00E1;,Colombia","institution_ids":["https://openalex.org/I36243813"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020670687"],"corresponding_institution_ids":["https://openalex.org/I36243813"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.91738403,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.36489999294281006,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.36489999294281006,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.09799999743700027,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.05480000004172325,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6599000096321106},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.6159999966621399},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.614799976348877},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.571399986743927},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.46369999647140503},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.38519999384880066},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.3741999864578247},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.36800000071525574}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7031999826431274},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6599000096321106},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.6159999966621399},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.614799976348877},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.571399986743927},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.46369999647140503},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.38519999384880066},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.3741999864578247},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.36800000071525574},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.3546999990940094},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3492000102996826},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.33799999952316284},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.335999995470047},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.3276999890804291},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.313400000333786},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.3075000047683716},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.301800012588501},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2937000095844269},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2897000014781952},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.2874000072479248},{"id":"https://openalex.org/C2780971903","wikidata":"https://www.wikidata.org/wiki/Q2933705","display_name":"Stochastic computing","level":3,"score":0.27559998631477356},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.27410000562667847},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2709999978542328},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.260699987411499},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.25850000977516174}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1557130217","https://openalex.org/W2118703983","https://openalex.org/W4214717370","https://openalex.org/W6922480057","https://openalex.org/W7126190216"],"related_works":[],"abstract_inverted_index":{"Digital":[0],"multiplication":[1,39,79],"algorithms":[2],"are":[3,190],"typically":[4],"developed":[5],"through":[6,141,178],"inflexible":[7],"procedures,":[8],"which":[9],"restricts":[10],"the":[11,34,90,96,100,113,155,159,170,173,179,187,198,203,210,213],"discovery":[12],"of":[13,33,99,154,172,181,202,212],"alternative":[14],"architectures":[15,68,136],"tailored":[16],"to":[17,95,119,128,146],"particular":[18],"constraints":[19],"or":[20],"specialized":[21],"use":[22],"cases.":[23],"In":[24],"contrast,":[25],"a":[26,58,151,165],"reinforcement":[27],"learning-driven":[28],"method":[29],"enables":[30],"automated":[31,114],"exploration":[32,117,153],"design":[35,115,156],"space":[36,116,157],"for":[37,84,164,220],"digital":[38,226],"algorithms.":[40],"The":[41,81],"aforementioned":[42],"procedure":[43],"can":[44],"be":[45],"carried":[46],"out":[47],"by":[48],"making":[49,112],"an":[50,54],"agent":[51],"engage":[52],"with":[53,69,107],"environment":[55],"framed":[56],"as":[57,89,197],"sequential":[59],"decision-making":[60],"task,":[61],"thus":[62],"acquiring":[63],"strategies":[64,127],"that":[65,137],"produce":[66],"functional":[67],"less":[70],"than":[71],"10":[72],"%":[73],"error,":[74],"without":[75,158],"depending":[76],"on":[77],"predefined":[78],"rules.":[80],"computing":[82],"resources":[83],"this":[85],"task":[86],"grow":[87],"rapidly":[88],"input":[91],"bits":[92],"augment":[93],"due":[94],"exponential":[97],"nature":[98],"possible":[101],"multiplications":[102],"<tex":[103],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[104],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\left(\\right.2^{2":[105],"n}$</tex>":[106],"two":[108],"n":[109],"bit":[110,132,148],"inputs),":[111],"difficult":[118],"scale":[120,129],"up.":[121],"This":[122,205],"work":[123],"proposes":[124],"three":[125],"combinational":[126],"up":[130,145],"2":[131],"inexact":[133],"array":[134],"multipliers":[135,189],"were":[138],"automatically":[139],"obtained":[140],"Reinforcement":[142,166],"Learning":[143,167],"techniques":[144],"8":[147],"multipliers,":[149],"allowing":[150],"partial":[152],"vast":[160],"computational":[161],"expenses":[162],"needed":[163],"counterpart.":[168],"Furthermore,":[169],"relevance":[171],"proposed":[174],"approach":[175],"is":[176],"demonstrated":[177],"implementation":[180],"Gaussian":[182],"filters":[183],"in":[184,225],"SystemVerilog,":[185],"where":[186],"scaled":[188],"converted":[191],"from":[192],"Verilog":[193],"into":[194],"modules":[195],"integrated":[196],"core":[199],"arithmetic":[200],"components":[201],"filters.":[204],"application":[206],"highlights":[207],"not":[208],"only":[209],"feasibility":[211],"scaling":[214],"methodology":[215],"but":[216],"also":[217],"its":[218],"potential":[219],"advancing":[221],"efficient":[222],"hardware":[223],"implementations":[224],"signal":[227],"processing.":[228]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}