{"id":"https://openalex.org/W7147169720","doi":"https://doi.org/10.1109/lascas67804.2026.11457145","title":"Coarse-Grained vs. Fine-Grained Power Gating Techniques for RISC-V Processor","display_name":"Coarse-Grained vs. Fine-Grained Power Gating Techniques for RISC-V Processor","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147169720","doi":"https://doi.org/10.1109/lascas67804.2026.11457145"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5132560436","display_name":"Dinesh Reddy Munnangi","orcid":null},"institutions":[{"id":"https://openalex.org/I67328108","display_name":"California State University, Fresno","ror":"https://ror.org/03enmdz06","country_code":"US","type":"education","lineage":["https://openalex.org/I67328108"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dinesh Reddy Munnangi","raw_affiliation_strings":["California State University,Electrical and Computer Engineering,Fresno,CA,USA"],"affiliations":[{"raw_affiliation_string":"California State University,Electrical and Computer Engineering,Fresno,CA,USA","institution_ids":["https://openalex.org/I67328108"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046279911","display_name":"Aaron Stillmaker","orcid":"https://orcid.org/0000-0002-7925-6177"},"institutions":[{"id":"https://openalex.org/I67328108","display_name":"California State University, Fresno","ror":"https://ror.org/03enmdz06","country_code":"US","type":"education","lineage":["https://openalex.org/I67328108"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aaron Stillmaker","raw_affiliation_strings":["California State University,Electrical and Computer Engineering,Fresno,CA,USA"],"affiliations":[{"raw_affiliation_string":"California State University,Electrical and Computer Engineering,Fresno,CA,USA","institution_ids":["https://openalex.org/I67328108"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5132560436"],"corresponding_institution_ids":["https://openalex.org/I67328108"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.91664674,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4984000027179718,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4984000027179718,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.21969999372959137,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0869000032544136,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9595999717712402},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7235999703407288},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.7021999955177307},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5734999775886536},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5020999908447266},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.46239998936653137},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.39969998598098755},{"id":"https://openalex.org/keywords/power-semiconductor-device","display_name":"Power semiconductor device","score":0.3880999982357025},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.36899998784065247}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9595999717712402},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7235999703407288},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.7021999955177307},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5734999775886536},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5157999992370605},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5020999908447266},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4666999876499176},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.46239998936653137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4052000045776367},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.39969998598098755},{"id":"https://openalex.org/C129014197","wikidata":"https://www.wikidata.org/wiki/Q906544","display_name":"Power semiconductor device","level":3,"score":0.3880999982357025},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.36899998784065247},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.3562999963760376},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.3490999937057495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3449999988079071},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.3160000145435333},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3125},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.29750001430511475},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.28999999165534973},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.28529998660087585},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.2793000042438507},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27619999647140503},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.2687000036239624},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.2599000036716461},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.25760000944137573},{"id":"https://openalex.org/C66710717","wikidata":"https://www.wikidata.org/wiki/Q1952357","display_name":"Multiple-emitter transistor","level":5,"score":0.25369998812675476},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.25209999084472656}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9133813977241516,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2138099459","https://openalex.org/W2333135755","https://openalex.org/W2335561104","https://openalex.org/W2556848766","https://openalex.org/W2949418755","https://openalex.org/W2980228353","https://openalex.org/W4205365949","https://openalex.org/W4226239708","https://openalex.org/W4236493040","https://openalex.org/W4391769196","https://openalex.org/W4404521282","https://openalex.org/W4406261808"],"related_works":[],"abstract_inverted_index":{"Moore's":[0],"law":[1],"predicts":[2],"the":[3,13,25,29,87,125,144,187],"continuous":[4],"increase":[5,217],"of":[6,24,82,93,127],"transistors":[7,85,100,110],"on":[8,72,134],"an":[9,114],"integrated":[10],"circuit,":[11],"while":[12],"transistor":[14,33],"size":[15],"decreases":[16],"to":[17,121,140,185,209],"allow":[18],"this.":[19],"Power":[20,77],"consumption":[21,54],"is":[22,79],"one":[23],"limitations":[26],"that":[27,59,191,224],"impacts":[28],"growth":[30],"rate":[31],"and":[32,43,69,106,123,129,138,161,170,201],"scaling.":[34],"Techniques":[35],"such":[36],"as":[37],"power":[38,46,49,53,94,131,135,146,193,197,204,226],"gating":[39,50,78,95,132,147,194,227],"enhance":[40],"circuit":[41],"efficiency":[42],"reduce":[44],"overall":[45],"usage.":[47],"The":[48,90,157,176],"method":[51],"reduces":[52,195],"by":[55,198,205],"switching":[56],"off":[57],"modules":[58,105],"are":[60,96,101,111],"not":[61],"needed":[62,74],"at":[63],"a":[64,80,214,234],"given":[65],"time":[66],"(low-power":[67],"mode)":[68],"turning":[70],"them":[71],"when":[73],"(active":[75],"mode).":[76],"process":[81],"placing":[83],"sleep":[84,99,109],"in":[86,103,113,163,166,218],"gated":[88],"modules.":[89],"two":[91],"types":[92],"fine-grained,":[97],"where":[98,108],"placed":[102,112],"smaller":[104],"coarse-grained,":[107],"entire":[115],"large":[116],"module.":[117],"This":[118],"project":[119],"aims":[120],"evaluate":[122],"compare":[124],"impact":[126],"fine-grained":[128,192,225],"coarse-grained":[130,210],"techniques":[133],"consumption,":[136],"performance,":[137],"area":[139],"provide":[141],"insights":[142],"into":[143],"best":[145],"strategy":[148,237],"for":[149,238],"energy-efficient":[150],"Reduced":[151],"Instruction":[152],"Set":[153],"Computer":[154],"(RISC-V)":[155],"processors.":[156],"design":[158],"was":[159,183],"modeled":[160],"simulated":[162],"ModelSim,":[164],"synthesized":[165],"Synopsys":[167],"Design":[168],"Compiler,":[169],"physically":[171],"implemented":[172],"using":[173],"Cadence":[174],"Innovus.":[175],"Nangate":[177],"45":[178],"nm":[179],"Open":[180],"Cell":[181],"Library":[182],"utilized":[184],"generate":[186],"netlist.":[188],"Results":[189],"show":[190],"dynamic":[196],"31":[199],"%":[200,207,216],"post-layout":[202],"total":[203,219],"46":[206],"compared":[208],"gating,":[211],"with":[212],"only":[213],"0.05":[215],"area.":[220],"These":[221],"findings":[222],"demonstrate":[223],"achieves":[228],"superior":[229],"energy":[230],"efficiency,":[231],"making":[232],"it":[233],"more":[235],"effective":[236],"low-power":[239],"RISC-V":[240],"processor":[241],"design.":[242]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}