{"id":"https://openalex.org/W7147403119","doi":"https://doi.org/10.1109/lascas67804.2026.11457135","title":"Efficient Hardware Architecture for Artifact Cancellation in Closed-Loop Neurostimulators","display_name":"Efficient Hardware Architecture for Artifact Cancellation in Closed-Loop Neurostimulators","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147403119","doi":"https://doi.org/10.1109/lascas67804.2026.11457135"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5132655562","display_name":"C\u00e9sar Azambuya","orcid":null},"institutions":[{"id":"https://openalex.org/I180910786","display_name":"Universidad de la Rep\u00fablica de Uruguay","ror":"https://ror.org/030bbe882","country_code":"UY","type":"education","lineage":["https://openalex.org/I180910786"]}],"countries":["UY"],"is_corresponding":true,"raw_author_name":"C\u00e9sar Azambuya","raw_affiliation_strings":["Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay"],"affiliations":[{"raw_affiliation_string":"Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay","institution_ids":["https://openalex.org/I180910786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132554180","display_name":"Mateo Guerrero","orcid":null},"institutions":[{"id":"https://openalex.org/I180910786","display_name":"Universidad de la Rep\u00fablica de Uruguay","ror":"https://ror.org/030bbe882","country_code":"UY","type":"education","lineage":["https://openalex.org/I180910786"]}],"countries":["UY"],"is_corresponding":false,"raw_author_name":"Mateo Guerrero","raw_affiliation_strings":["Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay"],"affiliations":[{"raw_affiliation_string":"Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay","institution_ids":["https://openalex.org/I180910786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047700230","display_name":"G. Hern\u00e1ndez","orcid":"https://orcid.org/0000-0003-4245-8696"},"institutions":[{"id":"https://openalex.org/I180910786","display_name":"Universidad de la Rep\u00fablica de Uruguay","ror":"https://ror.org/030bbe882","country_code":"UY","type":"education","lineage":["https://openalex.org/I180910786"]}],"countries":["UY"],"is_corresponding":false,"raw_author_name":"Gonzalo Hern\u00e1ndez","raw_affiliation_strings":["Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay"],"affiliations":[{"raw_affiliation_string":"Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay","institution_ids":["https://openalex.org/I180910786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090334653","display_name":"Germ\u00e1n Fierro","orcid":"https://orcid.org/0000-0002-9386-6799"},"institutions":[{"id":"https://openalex.org/I180910786","display_name":"Universidad de la Rep\u00fablica de Uruguay","ror":"https://ror.org/030bbe882","country_code":"UY","type":"education","lineage":["https://openalex.org/I180910786"]}],"countries":["UY"],"is_corresponding":false,"raw_author_name":"Germ\u00e1n Fierro","raw_affiliation_strings":["Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay"],"affiliations":[{"raw_affiliation_string":"Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay","institution_ids":["https://openalex.org/I180910786"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080574206","display_name":"Francisco Veirano","orcid":"https://orcid.org/0000-0001-6721-1855"},"institutions":[{"id":"https://openalex.org/I180910786","display_name":"Universidad de la Rep\u00fablica de Uruguay","ror":"https://ror.org/030bbe882","country_code":"UY","type":"education","lineage":["https://openalex.org/I180910786"]}],"countries":["UY"],"is_corresponding":false,"raw_author_name":"Francisco Veirano","raw_affiliation_strings":["Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay"],"affiliations":[{"raw_affiliation_string":"Universidad de la República,Facultad de Ingeniería,Montevideo,Uruguay","institution_ids":["https://openalex.org/I180910786"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5132655562"],"corresponding_institution_ids":["https://openalex.org/I180910786"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.92049736,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.498199999332428,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.498199999332428,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.20890000462532043,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10919","display_name":"Neurological disorders and treatments","score":0.09929999709129333,"subfield":{"id":"https://openalex.org/subfields/2728","display_name":"Neurology"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/artifact","display_name":"Artifact (error)","score":0.6769000291824341},{"id":"https://openalex.org/keywords/neurostimulation","display_name":"Neurostimulation","score":0.6459000110626221},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4918999969959259},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4578999876976013},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.42289999127388},{"id":"https://openalex.org/keywords/neural-activity","display_name":"Neural activity","score":0.4018000066280365}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6917999982833862},{"id":"https://openalex.org/C2779010991","wikidata":"https://www.wikidata.org/wiki/Q2720909","display_name":"Artifact (error)","level":2,"score":0.6769000291824341},{"id":"https://openalex.org/C2776443511","wikidata":"https://www.wikidata.org/wiki/Q1724687","display_name":"Neurostimulation","level":3,"score":0.6459000110626221},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4918999969959259},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47360000014305115},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4578999876976013},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.42289999127388},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4120999872684479},{"id":"https://openalex.org/C2984127161","wikidata":"https://www.wikidata.org/wiki/Q969316","display_name":"Neural activity","level":2,"score":0.4018000066280365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3336000144481659},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3244999945163727},{"id":"https://openalex.org/C2779918689","wikidata":"https://www.wikidata.org/wiki/Q3771842","display_name":"Stimulus (psychology)","level":2,"score":0.3203999996185303},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.2712000012397766},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2676999866962433},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.26100000739097595},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.25290000438690186}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W793305144","https://openalex.org/W1982919432","https://openalex.org/W1990309003","https://openalex.org/W2007172258","https://openalex.org/W2014154724","https://openalex.org/W2020775395","https://openalex.org/W2027015423","https://openalex.org/W2048401130","https://openalex.org/W2060583550","https://openalex.org/W2327792914","https://openalex.org/W2536489335","https://openalex.org/W2582798323","https://openalex.org/W2742480000","https://openalex.org/W2795647952","https://openalex.org/W4285507194","https://openalex.org/W4312319340"],"related_works":[],"abstract_inverted_index":{"Suppressing":[0],"stimulus":[1],"artifacts":[2,20],"is":[3],"essential":[4],"for":[5,48],"closed-loop":[6],"neurostimulation":[7],"systems":[8],"that":[9],"can":[10],"monitor":[11],"neural":[12,31,103],"responses":[13],"and":[14,67,81,93],"adjust":[15],"stimulation":[16],"in":[17,73],"real-time.":[18],"However,":[19],"are":[21],"often":[22],"several":[23],"orders":[24],"of":[25,102,110],"magnitude":[26],"larger":[27],"than":[28],"the":[29,74,99],"underlying":[30],"signals,":[32],"making":[33],"this":[34],"a":[35,41,51,87],"significant":[36],"challenge.":[37],"This":[38],"work":[39],"presents":[40],"fully":[42],"embedded":[43],"artifact":[44,111],"cancellation":[45],"architecture":[46],"designed":[47],"integration":[49],"into":[50],"system-on-chip.":[52],"The":[53],"solution":[54],"combines":[55],"coarse":[56],"analog":[57],"subtraction":[58],"with":[59,90,105],"fine":[60],"digital":[61],"refinement,":[62],"operates":[63],"without":[64],"real-time":[65],"software,":[66],"dynamically":[68],"adapts":[69],"to":[70,107],"morphological":[71],"variations":[72],"signal.":[75],"A":[76],"functional":[77],"prototype":[78],"was":[79],"implemented":[80],"validated":[82],"on":[83],"an":[84],"FPGA":[85],"using":[86],"custom":[88],"PCB":[89],"off-the-shelf":[91],"ADC":[92],"DAC":[94],"components.":[95],"Experimental":[96],"results":[97],"demonstrate":[98],"successful":[100],"recovery":[101],"signals":[104],"up":[106],"70":[108],"dB":[109],"suppression.":[112]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}