{"id":"https://openalex.org/W7147569231","doi":"https://doi.org/10.1109/lascas67804.2026.11457119","title":"Benchmarking the Symmetry of MOSFET Compact Models with Emphasis on ACM2","display_name":"Benchmarking the Symmetry of MOSFET Compact Models with Emphasis on ACM2","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7147569231","doi":"https://doi.org/10.1109/lascas67804.2026.11457119"},"language":null,"primary_location":{"id":"doi:10.1109/lascas67804.2026.11457119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5132596148","display_name":"Deni Germano Alves Neto","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Deni Germano Alves Neto","raw_affiliation_strings":["Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florian&#x00F3;polis,Brazil,88040-900"],"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florian&#x00F3;polis,Brazil,88040-900","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036909929","display_name":"M.C. Schneider","orcid":"https://orcid.org/0000-0001-5733-9468"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"M\u00e1rcio Cherem Schneider","raw_affiliation_strings":["Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florian&#x00F3;polis,Brazil,88040-900"],"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florian&#x00F3;polis,Brazil,88040-900","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085204712","display_name":"Manuel J. Barrag\u00e1n","orcid":"https://orcid.org/0000-0003-0187-604X"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Manuel J. Barragan","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP,TIMA,Grenoble,France,F- 38000"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP,TIMA,Grenoble,France,F- 38000","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590","https://openalex.org/I899635006","https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057267077","display_name":"Sylvain Bourdel","orcid":"https://orcid.org/0000-0001-9930-9945"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sylvain Bourdel","raw_affiliation_strings":["Univ. Grenoble Alpes, CNRS, Grenoble INP,TIMA,Grenoble,France,F- 38000"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, CNRS, Grenoble INP,TIMA,Grenoble,France,F- 38000","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590","https://openalex.org/I899635006","https://openalex.org/I106785703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5132630590","display_name":"Carlos Galup-Montoro","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos Galup-Montoro","raw_affiliation_strings":["Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florian&#x00F3;polis,Brazil,88040-900"],"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina,Department of Electrical and Electronics Engineering,Florian&#x00F3;polis,Brazil,88040-900","institution_ids":["https://openalex.org/I4104125"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5132596148"],"corresponding_institution_ids":["https://openalex.org/I4104125"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.9316316,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.800599992275238,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.800599992275238,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.10639999806880951,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.031599998474121094,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7268999814987183},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.7211999893188477},{"id":"https://openalex.org/keywords/symmetry","display_name":"Symmetry (geometry)","score":0.5315999984741211},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.5030999779701233},{"id":"https://openalex.org/keywords/emphasis","display_name":"Emphasis (telecommunications)","score":0.4480000138282776},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4458000063896179},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.36480000615119934},{"id":"https://openalex.org/keywords/field-effect-transistor","display_name":"Field-effect transistor","score":0.3395000100135803}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7268999814987183},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.7211999893188477},{"id":"https://openalex.org/C2779886137","wikidata":"https://www.wikidata.org/wiki/Q21030012","display_name":"Symmetry (geometry)","level":2,"score":0.5315999984741211},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.5030999779701233},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.4480000138282776},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4458000063896179},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.436599999666214},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4361000061035156},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36480000615119934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3601999878883362},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3425000011920929},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.3395000100135803},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3361999988555908},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.3230000138282776},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31790000200271606},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.3167000114917755},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.31360000371932983},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3118000030517578},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.30309998989105225},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.27480000257492065},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2745000123977661},{"id":"https://openalex.org/C2779664074","wikidata":"https://www.wikidata.org/wiki/Q3518405","display_name":"Terminal (telecommunication)","level":2,"score":0.26759999990463257}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas67804.2026.11457119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas67804.2026.11457119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4710506796836853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W933991921","https://openalex.org/W1814076239","https://openalex.org/W1981574081","https://openalex.org/W2004090555","https://openalex.org/W2023220867","https://openalex.org/W2079826846","https://openalex.org/W2089395964","https://openalex.org/W2102091251","https://openalex.org/W2114750951","https://openalex.org/W2132208715","https://openalex.org/W2147918770","https://openalex.org/W3011071212","https://openalex.org/W4238664186","https://openalex.org/W4382561996","https://openalex.org/W4399849577"],"related_works":[],"abstract_inverted_index":{"The":[0],"symmetrically":[1],"built":[2],"MOS":[3],"transistors":[4,25,62],"of":[5,24,35,46,55,58,61,63,111,143,151],"integrated":[6],"circuits":[7],"exhibit":[8],"symmetric":[9],"electrical":[10],"behavior":[11],"if":[12],"the":[13,36,44,74,81,87,93,105,119,141,144],"source":[14],"and":[15,48,57,115,122],"drain":[16],"terminals":[17],"are":[18,84,101],"interchanged.":[19],"Additionally,":[20],"a":[21,30,76,148],"series":[22,59,149],"association":[23,60,150],"is":[26,89,137],"electrically":[27],"\u201cequivalent\u201d":[28],"to":[29,86,118,139,147],"single":[31],"transistor.":[32],"However,":[33],"some":[34,64,98],"compact":[37,65],"MOSFET":[38,133],"models":[39,66,100],"do":[40],"not":[41],"comply":[42],"with":[43,92],"requirements":[45],"symmetry":[47,56,106],"transistor":[49,94,112],"equivalence.":[50],"This":[51],"paper":[52],"reports":[53],"tests":[54,126],"available":[67],"in":[68,79],"circuit":[69],"simulators.":[70],"We":[71],"show":[72,109],"that":[73,97],"ACM2,":[75],"chargebased":[77],"model":[78,145],"which":[80],"terminal":[82],"voltages":[83],"referred":[85],"substrate,":[88],"fully":[90],"compliant":[91],"symmetry,":[95],"but":[96],"popular":[99],"not.":[102],"To":[103],"test":[104,140],"property,":[107],"we":[108],"examples":[110],"current-voltage":[113],"characteristics":[114],"derivatives":[116],"up":[117],"fifth":[120],"order,":[121],"capacitance-voltage":[123],"characteristics,":[124],"all":[125],"around":[127],"<tex":[128],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[129],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$V_{D":[130],"S}=0$</tex>.":[131],"A":[132],"binary":[134],"current":[135],"divider":[136],"employed":[138],"consistency":[142],"applied":[146],"transistors.":[152]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}